The AMULET2e cache system

Proceedings - 2nd International Symposium on Advanced Research in Asynchronous Circuits and Systems, ASYNC 1996

Volumn , Issue , 1996, Pages 208-217

  Garside, J D ^a   Temple, S ^a   Mehra, R ^a  

^a UNIVERSITY OF MANCHESTER   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

ASYNCHRONOUS SEQUENTIAL LOGIC; INTEGRATED CIRCUIT DESIGN; INTEGRATED CIRCUIT MANUFACTURE;

ARCHITECTURAL LEVELS; ASYNCHRONOUS DESIGN; ASYNCHRONOUS MICROPROCESSOR; AVERAGE CASE PERFORMANCE; CIRCUIT DESIGNS; DATA DEPENDENT; PROCESSOR CORES; SENSE AMPLIFIER;

CACHE MEMORY;

EID: 85069217654     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASYNC.1996.494452     Document Type: Conference Paper

References (16)

1. ARM Ltd., "ARM600 Datasheet", Cambridge, England, September 1991.
2. ARM Ltd., "ARM Tools 200", Cambridge, England, January 1995.
3. Day, P., Furber S.B. "Investigations into Micropipeline Latch Design Styles" IEEE Transactions on VLSI Systems, June 1996
4. Furber, S.B., "VLSI RISC Architecture and Organization", Marcel Dekker Inc., New York, 1989.
5. Furber, S.B., et al., "A Micropipelined ARM", In proceedings of VLSI '93, Grenoble, France, September 1993.
6. Hennessy, J.L., Patterson, D.A. "Computer Architecture: A Quantitative Approach", Morgan Kaufmann, 1990.
7. Horowitz, M. et al., "MIPS-X: 20-MIPS Peak, 32-bit Multiprocessor with On-Chip Cache", IEEE Journal of Solid- State Circuits, Vol. 22, No. 5, October 1987.
8. Jaggar, D.V. "A Performance Study of the Acorn RISC Machine" M.Sc. Thesis, University of Canterbury, 1990
9. Linley Gwennap "Intel's P6 Uses Decoupled SuperScalar Design", Microprocessor Report, Vol. 9 Number 2, February 16 1995.
10. Mehra, R "Micropipeline Cache Design Strategies for an Asynchronous Microprocessor", M.Sc. Thesis, University of Manchester, October 1992.
11. Paver, N.C., "The Design and Implementation of an Asynchronous Microprocessor", PhD Thesis, University of Manchester, June 1994.
12. Przybylski, S., "Cache and Memory Hierarchy Design", Morgan Kaufmann, 1990.
13. Sutherland, I.E., "Micropipelines", Communications of the ACM, Vol. 32, Number 6, June 1989, pp 720-738.
14. Taufik, T. "Cache and Memory Design Considerations for the Intel486 DX2 Microprocessor", Intel Application Note AP-469, May 1992.
15. Weiss, S., Smith, J.E., "POWER and PowerPC", Morgan Kaufmann, 1994.
16. Oner, K., Dubois, M. "Effects of Main Memory Latencies on the Performance of Non-blocking Caches" Technical Report #CENG-92-14, University of Southern California, 1992.