High-Integrity GPU Designs for Critical Real-Time Automotive Systems

Proceedings of the 2019 Design, Automation and Test in Europe Conference and Exhibition, DATE 2019

Volumn , Issue , 2019, Pages 824-829

  Alcaide, Sergi ^a,b   Kosmidis, Leonidas ^b   Hernandez, Carles ^b   Abella, Jaume ^b  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

^b BARCELONA SUPERCOMPUTING CENTER   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE; GRAPHICS PROCESSING UNIT; OBJECT RECOGNITION; PROGRAM PROCESSORS;

AUTONOMOUS DRIVING; COMPUTING DEVICES; CONSUMER ELECTRONICS MARKETS; CRITICAL APPLICATIONS; FUNCTIONAL SAFETY; GPU SIMULATORS; HIGH-PERFORMANCE HARDWARE; REAL-TIME APPLICATION;

REAL TIME SYSTEMS;

EID: 85066627915     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.23919/DATE.2019.8715177     Document Type: Conference Paper

References (20)

1. International Standards Organization, ISO/DiS 26262. Road Vehicles -Functional Safety, 2009.
2. "RENESAS R-Car H3, " https://www.renesas.com/enus/solutions/automotive/products/rcar-h3.html.
3. D. Shapiro, "Introducing Xavier, the NVIDIA AI Supercomputer for the Future of Autonomous Transportation, " NVIDIA blog, 2016. [Online]. Available: https://blogs.NVIDIA.com/blog/2016/09/28/xavier/
4. NVIDIA, "NVIDIA Announces World's First Functionally Safe AI Self-Driving Platform, " https://NVIDIAnews.NVIDIA.com/news/NVIDIA-Announces-worlds-first-functionally-safe-Ai-self-driving-platform.
5. SAE International, J3016: Taxonomy and Definitions for Terms Related to On-Road Motor Vehicle Automated Driving Systems, 2014.
6. Infineon, "AURIX Multicore 32-bit Microcontroller Family to Meet Safety and Powertrain Requirements of Upcoming Vehicle Generations, " http://www.infineon.com/cms/en/about-infineon/press/press-releases/2012/INFATV201205-040.html.
7. X. Iturbe et al., "Addressing Functional Safety Challenges in Autonomous Vehicles with the Arm Triple Core Lock-Step (TCLS) Architecture, " IEEE Design and Test, vol. PP, no. 99, pp. 1-1, 2018.
8. B. Venu et al., "A Fail-Functional Automotive CPU Subsystem Architecture for Mitigating Single Point of Failures, " in IEEE International Workshop on Automotive Reliability and Test, 2017.
9. S. Alcaide et al., "DiMP: A low-Cost Diversity Metric based on circuit Path analysis, " in DAC, 2017.
10. NVIDIA, "Fermi. NVIDIA's Next Generation CUDA Compute Architecture. White paper, " 2009.
11. A. Bakhoda et al., "Analyzing CUDA workloads using a detailed GPU simulator, " in ISPASS, 2009.
12. S. Che et al., "Rodinia: A benchmark suite for heterogeneous computing, " in IISWC, 2009.
13. -, "A characterization of the Rodinia benchmark suite with comparison to contemporary CMP workloads, " IISWC, 2010.
14. TESLA, "Full Self-Driving Hardware on All Cars, " https://www.tesla.com/autopilot.
15. S.-C. Lin et al., "The architectural implications of autonomous driving: Constraints and acceleration, " in ASPLOS, 2018.
16. H. Dai et al., "Accelerate GPU Concurrent Kernel Execution by Mitigating Memory Pipeline Stalls, " in HPCA, 2018.
17. J. T. Adriaens et al., "The case for GPGPU spatial multitasking, " in HPCA, 2012.
18. P. Aguilera et al., "Fair share: Allocation of GPU resources for both performance and fairness, " in ICCD, 2014.
19. M. Yang et al., "Avoiding Pitfalls when Using NVIDIA GPUs for Real-Time Tasks in Autonomous Systems, " in ECRTS, 2018.
20. T. Amert et al., "GPU Scheduling on the NVIDIA TX2: Hidden Details Revealed, " in RTSS, 2017.