Geometric parallelism and cyclo-static data flow in GRAPE-II

Proceedings of the International Workshop on Rapid System Prototyping

Volumn , Issue , 1995, Pages 90-107

  Lauwereins, R ^a   Wauters, P ^a   Ade M ^a   Peperstraete, J A ^a  

^a UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

data flow; digital signal prooeseing; parallel processing; programming environments; Rapid prototyping

Indexed keywords

COMPUTER PROGRAMMING; DATA TRANSFER; GEOMETRY; MULTIPROCESSING SYSTEMS; RAPID PROTOTYPING; SOFTWARE PROTOTYPING; SPECIFICATIONS;

CODE GENERATION; DATA DEPENDENCIES; DATA FLOW; DIGITAL SIGNAL PROCESSING (DSP) APPLICATIONS; DIGITAL SIGNALS; DSP APPLICATION; PARALLEL PROCESSING; PROGRAMMING ENVIRONMENT;

DIGITAL SIGNAL PROCESSING;

EID: 85063350878     PISSN: 10746005     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IWRSP.1994.315905     Document Type: Conference Paper

References (15)

1. M. Ade, R. Lauwereins, JA. Peperstraete, "Buffer memory requirements in DSP applications", submitted for the 5th IEEE Int. Workshop on Rapid System Prototyping, Grenoble, France, June 21-23, 1994.
2. M. Alard and R. Lassalle, "Principles of Modulation and Channel Coding for Digital Broadcasting for Mobile Receivers", EBU Rev., tech. no. 224, Aug. 1987, pp. 47-69.
3. Anonymous, "GISLA manual", KU. Leuven-ESAT/ACCA, Jan. 94.
4. G. Bilsen, M. Engels, R. Lauwereins, J.A. Peperstraete, "Development of a Load Balancing Tool for the GRAPE Rapid Prototyping Environment", 4th IEEE International Workshop on Rapid System Prototyping, IEEE Computer Society Press, Ed. Nick Kanopoulos, Research Triangle Park, North Carolina, June 28-30, 1993.
5. J. Buck, E. Lee, "The token flow model", Proc. of the Data Flow Workshop, Hamilton Island, Australia, May 1992.
6. C. Caerts, R. Lauwereins, JA. Peperstraete, 'TDG: A Process-Level Debugger for Concurrent Programs in the GRAPE Rapid Prototyping Environment", 4th IEEE International Workshop on Rapid System Prototyping, IEEE Computer Society Press, Ed. Nick Kanopoulos, Research Triangle Park, North Carolina, June 28-30, 1993.
7. M. Engels, R. Lauwereins, J.A. Peperstraete, A. van Roermund, "Design of a Processing Board for a Programmable Multi-VSP System", Journal of VLSI Signal Processing, 5, 171-184 (1993), pp. 59-72.
8. M.J. Flynn, "Some Computer Organizations and Their Effectiveness", IEEE Transactions on Computers, Vol. C-21, No. 9, Sept. 1972, pp. 948-960.
9. P. Hilfinger, "A high-level language and silicon compiler for digital signal processing", Proc. IEEE CICC Conf., May 1985, pp. 213-216.
10. R. Lauwereins, M. Engels, JA. Peperstraete, "GRAPE-II: A Tool for the Rapid Prototyping of Multi-Rate Asynchronous DSP Applications on Heterogeneous Multiprocessors", Proc. of the 3rd Int. Workshop on Rapid System Prototyping, IEEE Computer Society Press, Ed. Nick Kanopoulos, June 23-25, 1992, Research Triangle Park, North Carolina, USA, pp. 24-37.
11. C.E. Leiserson, F.M. Rose, J.B. Saxe, "Optimizing synchronous circuitry by retiming", Proc. of the 3rd Caltech Conf. on VLSI, Pasadena, CA, March 1983, pp. 87-116.
12. S. Note, P. Vandebroeck, P. Odent, D. Genin, M. Van Canneyt, "Top Down design of two industrial IC's with DSP Station", DSP Application, March 93.
13. S. Note et al., "Paradigm RP, a System for the Rapid Prototyping of Real-Time DSP applications", to appear in DSP Applications, Jan. 1994.
14. K.K. Parhi, D.G. Messerschmitt, "Rate-optimal fully-static multiprocessor scheduling of data-flow signal processing programs", Proc. ISCAS, Febr. 1989, pp. 1923-1928.
15. J. Pino, S. Ha, E. Lee, J. Buck, "Software synthesis for DSP using Ptolemy", Journal on VLSI Signal Processing, special issue on Synthesis for DSP, 1993.