Hardware-Software Codesign of Wireless Transceivers on Zynq Heterogeneous Systems

IEEE Transactions on Emerging Topics in Computing

Volumn 6, Issue 4, 2018, Pages 566-578

  Drozdenko, Benjamin ^a   Zimmermann, Matthew ^a   Dao, Tuan ^a   Chowdhury, Kaushik ^a   Leeser, Miriam ^a  

^a Northeastern University   (United States)

Author keywords

data communications devices; hardware software codesign; hardware software interfaces; Heterogeneous (hybrid) systems; receivers; reconfigurable hardware; signal processing systems; transmitters; wireless communication; wireless systems

Indexed keywords

ARM PROCESSORS; C (PROGRAMMING LANGUAGE); COMPUTATION THEORY; COMPUTER CIRCUITS; ENERGY UTILIZATION; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); HARDWARE; HARDWARE-SOFTWARE CODESIGN; MIMO SYSTEMS; NETWORK ARCHITECTURE; ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING; RADIO TRANSCEIVERS; RECEIVERS (CONTAINERS); RECONFIGURABLE HARDWARE; SYSTEM-ON-CHIP; TRANSCEIVERS; TRANSMITTERS; WIRELESS TELECOMMUNICATION SYSTEMS;

DATA-COMMUNICATION; HARDWARE/SOFTWARE INTERFACES; HETEROGENEOUS (HYBRID) SYSTEMS; SIGNAL PROCESSING SYSTEMS; WIRELESS COMMUNICATIONS; WIRELESS SYSTEMS;

COMPUTER HARDWARE DESCRIPTION LANGUAGES;

EID: 85058297589     PISSN: None     EISSN: 21686750     Source Type: Journal    
DOI: 10.1109/TETC.2017.2651054     Document Type: Article

References (30)

1. J. M. Bradley, "The internet of everything: Creating better experiences in unimaginable ways. Cisco systems," 2013. [Online]. Available: http://blogs. cisco.com/digital/the-internet-of-everything-creating-better-experiences-inunimaginable-ways#more-131793
2. J. Mitola III and G. Q. Maguire Jr, "Cognitive radio: Making software radios more personal," IEEE Pers. Commun., vol. 6, no. 4, pp. 13-18, Aug. 1999.
3. I. F. Akyildiz, W.-Y. Lee, M. C. Vuran, and S. Mohanty, "NeXt generation/dynamic spectrum access/cognitive radio wireless networks: A survey," Comput. Netw., vol. 50, no. 13, pp. 2127-2159, 2006.
4. M. Bansal, A. Schulman, and S. Katti, "Atomix: A framework for deploying signal processing applications on wireless infrastructure," in Proc. 12th USENIX Symp. Netw. Syst. Des. Implementation, 2015, pp. 173-188.
5. A. Dutta, D. Saha, D. Grunwald, and D. Sicker, "CODIPHY: Composing on-demand intelligent physical layers," in Proc. 2nd Workshop Softw. Radio Implementation Forum, 2013, pp. 1-8.
6. WARP Project, Rice University, "Wireless open-access research platform," 2015. [Online]. Available: http://warp.rice.edu/index.php
7. K. Tan, et al., "Sora: High performance software radio using general purpose multi-core processors," in Proc. 6th USENIX Symp. Netw. Syst. Des. Implementation, 2009, pp. 75-90.
8. K. Vipin and S. A. Fahmy, "Mapping adaptive hardware systems with partial reconfiguration using CoPR for Zynq," in Proc. NASA/ESA Conf. Adaptive Hardware Syst., 2015, pp. 1-8.
9. M. C. Ng, K. E. Fleming, M. Vutukuru, S. Gross, Arvind, and H. Balakrishnan, "Airblue: A system for cross-layer wireless protocol development," in Proc. ACM/IEEE Symp. Archit. Netw. Commun. Syst., 2010, Art. no. 4.
10. J. van de Belt, P. D. Sutton, and L. Doyle, "Accelerating software radio: Iris on the Zynq SoC," in Proc. 21st IEEE/IFIP Int. Conf. VLSI Syst.-on-Chip, 2013, pp. 294-295.
11. Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications: High-Speed Physical Layer in the 5 GHz Band, IEEE Standard 802.11a-1999, 1999.
12. G. Stewart, M. Gowda, G. Mainland, B. Radunovic, D. Vytiniotis, and D. Patterson, "Ziria: Language for rapid prototyping of wireless PHY," in Proc. ACM Conf. SIGCOMM, 2014, pp. 357-358.
13. J. Pendlum, M. Leeser, and K. Chowdhury, "Reducing processing latency with a heterogeneous FPGA-processor framework," in Proc. 22nd IEEE Annu. Int. Symp. Field-Programmable Custom Comput. Mach., 2014, pp. 17-20.
14. National Instruments, Inc., "Real-time LTE/Wi-Fi coexistence testbed," 2016. [Online]. Available: http://www.ni.com/white-paper/53044/en/
15. Ettus Research, Inc., "USRP networked series," 2016. [Online]. Available: https://www.ettus.com/product/category/USRP-Networked-Series
16. Analog Devices, Inc., "Integrated transceivers, transmitters, and receivers," 2015. [Online]. Available: http://www.analog.com/en/products/rfmicrowave. html#integrated-transcei vers-transmitters-receivers
17. GNU Radio Project, "GNURadio: The free and open source radio ecosystem," 2015. [Online]. Available: http://www.gnuradio.org
18. MathWorks, Inc., "USRP support from communications system toolbox," 2016. [Online]. Available: http://www.mathworks.com/hardware-support/usrp.html
19. B. Drozdenko, R. Subramanian, K. Chowdhury, and M. Leeser, "Implementing a MATLAB-based self-configurable software defined radio transceiver," in Proc. 10th Int. Conf. Cogn. Radio Oriented Wireless Netw., 2015, pp. 164-175.
20. P. Murphy, A. Sabharwal, and B. Aazhang, "Design of WARP: A wireless open-access research platform," in Proc. 14th Eur. Signal Process. Conf., 2006, pp. 1-5.
21. M. Duarte, et al., "Design and characterization of a full-duplex multiantenna system for WiFi networks," IEEE Trans. Veh. Technol., vol. 63, no. 3, pp. 1160-1177, Mar. 2014.
22. A. Makki, A. Siddig, M. Saad, C. Bleakley, and J. Cavallaro, "Highresolution time of arrival estimation for OFDM-based transceivers," Electron. Lett., vol. 51, no. 3, pp. 294-296, 2015.
23. R. Marlow, C. Dobson, and P. Athanas, "An enhanced and embedded GNU radio flow," in Proc. 24th Int. Conf. Field Programmable Logic Appl., 2014, pp. 1-4.
24. C. Dobson, K. Rooks, and P. M. Athanas, "A power-efficient FPGA-based self-adaptive software defined radio," in Proc. 24th Int. Workshop Power Timing Model. Optimization Simul., 2014, pp. 1-8.
25. B. Ozgul, J. Langer, J. Noguera, and K. A. Vissers, "Software-programmable digital pre-distortion on the Zynq SoC," in Proc. 21st IEEE/IFIP Int. Conf. VLSI Syst.-on-Chip, 2013, pp. 288-289.
26. S. Shreejith, B. Banarjee, K. Vipin, and S. A. Fahmy, "Dynamic cognitive radios on the Xilinx Zynq hybrid FPGA," in Proc. 10th Int. Conf. Cogn. Radio Oriented Wireless Netw., 2015, pp. 427-437.
27. MathWorks, Inc., "SDR support from communications system toolbox," 2016. [Online]. Available: http://www.mathworks.com/hardware-support/zynq-sdr.html
28. Xilinx, Inc., "Vivado design suite-HLx editions," 2016. [Online]. Available: http://www.xilinx.com/products/design-tools/vivado.html
29. MathWorks, Inc., "Embedded coder support package for Xilinx Zynq-7000 platform," 2016. [Online]. Available: www.mathworks.com/help/supportpkg/xilinxzynq7000ec
30. Xilinx, Inc., "Xilinx 7 series FPGAs: Breakthrough power and performance, dramatically reduced development time," 2016. [Online]. Available: http://www.xilinx.com/publications/prod-mktg/7-Series-Product-Brief.pdf