A 120 MHz SC 4th-order elliptic interpolation filter with accurate gain and offset compensation for direct digital frequency synthesizer

AP-ASIC 1999 - 1st IEEE Asia Pacific Conference on ASICs

Volumn , Issue , 1999, Pages 1-4

  Seng Pan, U ^a   Neves, R ^b   Martins, R P ^a,b   Franca, J E ^a  

^a UNIVERSITY OF MACAU   (Macao)

^b INSTITUTO SUPERIOR TÉCNICO   (Portugal)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 85054313864     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/APASIC.1999.824010     Document Type: Conference Paper

References (13)

1. H. T. Nicholas, III, H. Samueli, "A 150-MHz Direct-Digital Frequency Synthesizer in 1. 25-(im CMOS with-90-dBc Spurious Performance, " in 1994 IEEE ISSCC Digest of Technical Papers, pp. 42-43. Feb. 1991.
2. G. Chang, A. Rofougaran, Mong-Kai Ku, A. A. Abidi, H. Samueli, "A Low-Power CMOS Digitally Synthesized 0-13MHZ Agile Sinewave Generator, " in 1994 IEEE ISSCC Digest of Technical Paper, pp. 32-33. Feb. 1994.
3. A. Yamagishi, M. Ishikawa, T. Tsukahara, S. Date, "A 2-V, 2-GHz Low Power Direct Digital Frequency Synthesizer Chip-Set for Wireless Communication, " IEEE J. of Solid-State Circuits, Vol. 33, No. 2, pp. 210-217, Feb. 1998.
4. A. Rofougaran, G. Chang, J. J. Rael, J. Y.-C. Chang, M. Rofougaran, P. J. Chang, M. Djafari, M-K Ku, E. W. Roth, A. A. Abidi, H. Samueli, "A Single-Chip 900-MHz Spread-Spectrum Wireless Transceiver in l-p:m CMOS-Part I: Architecture and Transmitter Design. " IEEE J. of Solid-State Circuits, Vol. 33, No. 4, pp. 515-534, Apr. 1998.
5. U Seng Pan, R. P. Martins, J. E. Franca, "New Impulse Sampled IIR Switched-Capacitor Interpolators, " in Proc. ofIEEElCECS'96, pp. 203-206, Greece, Oct. 1996.
6. R. P. Martins, J. E. Franca, "Infinite Impulse Response Switched-Capacitor Interpolators with Optimum Implementation", in Proc. ofIEEEISCAS'90, May 1990.
7. P. J. Santos, J. E. Franca, "Switched-Capacitor Interpolator for Direct-Digital Frequency Synthesizers, " in Proc. of IEEEISCAS'98, May, 1998.
8. Christian C. Enz, G. C. Temes, "Circuit Techniques for Reducing the Effects of Op-Amp Imperfections: Autozeroing, Correlated Double Sampling, Chopper Stabilization, " Proc. of The IEEE, Vol. 84, No. ll, pp, 1584-1614, Nov. l996.
9. R. E. Crochiere and L. R. Rabiner, Multirate Digital Signal Processing, Prentice-Hall, Inc., NJ, 1983.
10. R. P. Martins, J. E. Franca, Franco Maloberti "An Optimum CMOS Switched-Capacitor Antialiasing Decimating Filter, " IEEE J. of Solid-State Circuits, Vol. 28, No. 9, pp. 962-970, Sep. 1993.
11. Seng-Pan U, R. P. Martins, J. E. Franca, "High Performance Multirate SC Circuits With Predictive Correlated Double Sampling Technique, " in Proc. of IEEE ISCASV9, pp. U-77-80, May. 1999.
12. H. Shafeeu, A. K. Betts, J. T. Taylor, "Novel Amplifier Gain Insensitive Switched Capacitor Integrator with Same Sample Correction Properties, " Electronics Letters, Vol. 27, No. 24, pp. 2277-2279, Nov. 1991.
13. K-L. Lee, R. Meyer, "Low-Distortion Switched-Capacitor Filter Design Techniques, " IEEE J. of Solid-State Circuits, Vol. SC-20, No. 6, pp. 1103-1112, Dec. 1985.