Optimal layout of CMOS functional arrays

Proceedings - Design Automation Conference

Volumn , Issue , 1979, Pages 287-289

  Uehara, Takao ^a   VanCleemput, William M ^b  

^a FUJITSU LABORATORIES LTD   (Japan)

^b STANFORD UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; GRAPH THEORY; INTEGRATED CIRCUIT LAYOUT;

CMOS TRANSISTORS; FUNCTIONAL ARRAYS; OPTIMAL LAYOUT; RANDOM LOGIC; THEORETICAL ALGORITHMS;

CMOS INTEGRATED CIRCUITS;

EID: 85051629007     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DAC.1979.1600120     Document Type: Conference Paper

References (11)

1. Carr, W. N, and J. P. Mize "MOS/LSI Design and Application, " Texas Instruments Electronics Series, New York, New York: McGraw-Hill Book Company, 1972, .
2. Ibaraki, T. and S. Muroga "Synthesis of Networks with a Minimum Number of Negative Gates, " IEEE Transaction on Computers, Vol. C-20 January 1971, pp. 49-58.
3. Nakamura, K., N. Tokura and I. Kasami "Minimal negative Gate Networks, " IEEE Transaction on Computers, Vol. C-21, January 1972, pp. 72-79.
4. Lai, H. C. "A Study of Current Logic Design Problems, Part 1; Design of Diagnosable MOS Networks', Ph.D. Dissertation, Department of Computer Science, University of Illinois, 1976.
5. Forbes, B E. "Silicon-on-Sapphire Technology Produces High-Speed Single-Chip Processor, " Hewlett- Packerd Journal, April 1977, pp. 2-8.
6. Weinberger, A. "Large Scale Integration of MOS Complex Logic: A Layout Method, " IEEE Journal of Solid State Circuits, Vol. 2, December 1967, pp. 182 -190.
7. Feller, A. "Automatic Layout of Low-Cost Quick- Turnaround Random-Logic LSI Devices, " Proceeding of the 13th Design Automation Conference, San Francisco, June 1976, pp. 79-85.
8. Persky, G., Deutsch D. N, and Schweikert D. G. "LTX-A System for the Directed Automatic Design of LSI Circuits, " Proceeding of the 13th Design Automation Conference, San Francisco, June 1976, pp. 399-417.
9. Harary, F, "Graph Theory, " Reading, Massachusetts: Addison-Wesley, 1969.
10. Uehara, T. and vanCleemput, N. M, "Optimal Layout of CMOS Functional Arrays, " Technical Report Ho.142, Digital Systems Laboratory, Stanford University, March 1975.
11. Uehara, T. and vanCleemput, W. M. "Optimal Layout of CMOS Functional Arrays, " to be appeared, Transaction on Computers.