메뉴 건너뛰기




Volumn 6, Issue , 2018, Pages 41803-41815

Worst-Case Latency Analysis for IEEE 802.1Qbv Time Sensitive Networks Using Network Calculus

Author keywords

delay; deterministic Ethernet; network calculus; Performance analysis; TSN

Indexed keywords

ACCIDENT PREVENTION; ETHERNET;

EID: 85050378652     PISSN: None     EISSN: 21693536     Source Type: Journal    
DOI: 10.1109/ACCESS.2018.2858767     Document Type: Article
Times cited : (118)

References (18)
  • 2
    • 85052465640 scopus 로고    scopus 로고
    • IEEE Standards 802.1, Draft 3.1, Institute of Electrical and Electronics Engineers, [Online]
    • 802.1Qbv-Enhancements for Scheduled Traffic, IEEE Standards 802.1, Draft 3.1, Institute of Electrical and Electronics Engineers, 2016. [Online]. Available: http://www.ieee802.org/1/pages/802.1bv.html
    • (2016) 802.1Qbv-Enhancements for Scheduled Traffic
  • 4
    • 85042749690 scopus 로고    scopus 로고
    • Design optimisation of cyber-physical distributed systems using IEEE time-sensitive networks
    • P. Pop, M. L. Raagaard, S. S. Craciunas, and W. Steiner, "Design optimisation of cyber-physical distributed systems using IEEE time-sensitive networks," IET Cyber-Phys. Syst., Theory Appl., vol. 1, no. 1, pp. 86-94, 2016.
    • (2016) IET Cyber-Phys. Syst., Theory Appl. , vol.1 , Issue.1 , pp. 86-94
    • Pop, P.1    Raagaard, M.L.2    Craciunas, S.S.3    Steiner, W.4
  • 7
    • 84871592337 scopus 로고    scopus 로고
    • Formal worst-case timing analysis of ethernet topologies with strict-priority and AVB switching
    • Jun.
    • J. Diemer, D. Thiele, and R. Ernst, "Formal worst-case timing analysis of Ethernet topologies with strict-priority and AVB switching," in Proc. Int. Symp. Ind. Embedded Syst. (SIES), Jun. 2012, pp. 1-10.
    • (2012) Proc. Int. Symp. Ind. Embedded Syst. (SIES) , pp. 1-10
    • Diemer, J.1    Thiele, D.2    Ernst, R.3
  • 8
    • 78149466757 scopus 로고    scopus 로고
    • Improving theworst-case delay analysis of an AFDX network using an optimized trajectory approach
    • Nov.
    • H. Bauer, J. L. Scharbarg, and C. Fraboul, "Improving theworst-case delay analysis of an AFDX network using an optimized trajectory approach," IEEE Trans. Ind. Informat., vol. 6, no. 4, pp. 521-533, Nov. 2010.
    • (2010) IEEE Trans. Ind. Informat. , vol.6 , Issue.4 , pp. 521-533
    • Bauer, H.1    Scharbarg, J.L.2    Fraboul, C.3
  • 9
    • 85008472801 scopus 로고    scopus 로고
    • Timing analysis of rateconstrained traffic in TTEthernet using network calculus
    • L. Zhao, P. Pop, Q. Li, J. Chen, and H. Xiong, "Timing analysis of rateconstrained traffic in TTEthernet using network calculus," Real-Time Syst., vol. 52, no. 2, pp. 254-287, 2017.
    • (2017) Real-Time Syst. , vol.52 , Issue.2 , pp. 254-287
    • Zhao, L.1    Pop, P.2    Li, Q.3    Chen, J.4    Xiong, H.5
  • 10
    • 84910123275 scopus 로고    scopus 로고
    • Improving worst-case latency analysis for rate-constrained traffic in the time-triggered ethernet network
    • Nov.
    • L. X. Zhao, H. G. Xiong, Z. Zheng, and Q. Li, "Improving worst-case latency analysis for rate-constrained traffic in the time-triggered Ethernet network," IEEE Commun. Lett., vol. 18, no. 11, pp. 1927-1930, Nov. 2014.
    • (2014) IEEE Commun. Lett. , vol.18 , Issue.11 , pp. 1927-1930
    • Zhao, L.X.1    Xiong, H.G.2    Zheng, Z.3    Li, Q.4
  • 11
  • 12
    • 33748583164 scopus 로고    scopus 로고
    • Optimal TDMA time slot and cycle length allocation for hard real-time systems
    • Jan.
    • E. Wandeler and L. Thiele, "Optimal TDMA time slot and cycle length allocation for hard real-time systems," in Proc. Asia South Pacific Conf. Design Automat., Jan. 2006, pp. 479-484.
    • (2006) Proc. Asia South Pacific Conf. Design Automat. , pp. 479-484
    • Wandeler, E.1    Thiele, L.2
  • 13
    • 84937919650 scopus 로고    scopus 로고
    • Timing analysis of TDMA-based networks using network calculus and integer linear programming
    • Sep.
    • D. D. Khanh and A. Mifdaoui, "Timing analysis of TDMA-based networks using network calculus and integer linear programming," in Proc. Modelling, Anal. Simulation Comput. Telecommun. Syst., Sep. 2014, pp. 21-30.
    • (2014) Proc. Modelling, Anal. Simulation Comput. Telecommun. Syst. , pp. 21-30
    • Khanh, D.D.1    Mifdaoui, A.2
  • 15
    • 84962034245 scopus 로고    scopus 로고
    • Formal worst-case timing analysis of ethernet TSN's time-aware and peristaltic shapers
    • Dec.
    • D. Thiele, R. Ernst, and J. Diemer, "Formal worst-case timing analysis of Ethernet TSN's time-aware and peristaltic shapers," in Proc. IEEE Veh. Netw. Conf., Dec. 2015, pp. 251-258.
    • (2015) Proc. IEEE Veh. Netw. Conf. , pp. 251-258
    • Thiele, D.1    Ernst, R.2    Diemer, J.3
  • 16
    • 0026000660 scopus 로고
    • A calculus for network delay, part I: Network elements in isolation
    • Jan.
    • R. L. Cruz, "A calculus for network delay, part I: Network elements in isolation," IEEE Trans. Inf. Theory, vol. 37, no. 1, pp. 114-131, Jan. 1991.
    • (1991) IEEE Trans. Inf. Theory , vol.37 , Issue.1 , pp. 114-131
    • Cruz, R.L.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.