Motivation for and Evaluation of the First Tensor Processing Unit

IEEE Micro

Volumn 38, Issue 3, 2018, Pages 10-19

  Jouppi, Norman ^a   Young, Cliff ^a   Patil, Nishant ^a   Patterson, David ^a  

^a GOOGLE INC   (United States)

Author keywords

deep neural network; GPU; hardware; machine learning; microprocessor; tensor processing unit

Indexed keywords

COMPUTER HARDWARE; ENERGY EFFICIENCY; GRAPHICS PROCESSING UNIT; LEARNING SYSTEMS; MICROPROCESSOR CHIPS; PROGRAM PROCESSORS; SEMICONDUCTOR DEVICE MANUFACTURE; TENSORS;

CUSTOM CHIPS; DATA CENTERS; DOMAIN SPECIFIC ARCHITECTURES; PROCESSING UNITS; SEMICONDUCTOR TECHNOLOGY;

DEEP NEURAL NETWORKS;

EID: 85047009754     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/MM.2018.032271057     Document Type: Article

References (12)

1. N.J. Jouppi et al., "In-datacenter performance analysis of a tensor processing unit," In Proceedings of the 44th Annual International Symposium on Computer Architecture (ISCA), 2917, pp. 1-12.
2. J. Dean and U. Hölzle, "Build and train machine learning models on our new Google Cloud TPUs," blog, 2017; www.blog.google/topics/google-cloud/google-cloud-offertpus-machine-learning/.
3. M. Horowitz, "Computing's energy problem (and what we can do about it)," IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2014, pp. 10-14.
4. J.E. Smith, "Decoupled access/execute computer architectures," Proceedings of the 9th Annual International Symposium on Computer Architecture (ISCA), 1982, pp. 112-119.
5. H.T. Kung and C.E. Leiserson, "Algorithms for VLSI processor arrays," Introduction to VLSI systems, Addison Wesley, 1980.
6. M. Abadi et al., "Tensor Flow: A System for Large-Scale Machine Learning," The 12th USENIX Symposium on Operating Systems Design and Implementation (OSDI), USENIX, 2016, pp. 265-283.
7. S. Williams, A. Waterman, and D. Patterson, "Roofline: an insightful visual performance model for multicore architectures," Communications of the ACM (CACM), vol. 52, no. 4, 2009, pp. 65-76.
8. K. Asanović, "Programmable Neurocomputing," The Handbook of Brain Theory and Neural Networks: Second Edition, MIT Press, 2002.
9. Y. Chen et al., "Dian Nao Family: Energy-Efficient Hardware Accelerators for Machine Learning," Communications of the ACM, vol. 59, no. 11, 2016, pp. 105-112.
10. A Putnam et al., "A Reconfigurable Fabric for Accelerating Large-Scale Datacenter Services," Communications of the ACM, vol. 59, no. 11, 2016, pp. 114-122.
11. C. Metz, "Big Bets on A.I. Open a New Frontier for Chip Start-Ups, Too," New York Times, 2018, p. B1.
12. J. Dean, D. Patterson, and C. Young, "A New Golden Age in Computer Architecture: Empowering the Machine-Learning Revolution," IEEE Micro, vol. 38, no. 2, 2018.