Improving system reliability with automatic fault tree generation

Digest of Papers - 28th Annual International Symposium on Fault-Tolerant Computing, FTCS 1998

Volumn 1998-January, Issue , 1998, Pages 90-99

  Liggesmeyer, Peter ^a   Rothfelder, Martin ^a  

^a SIEMENS AG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

FAULT TOLERANCE; RISK ANALYSIS; RISK ASSESSMENT;

AUTOMATIC GENERATION; ERROR PRONES; FAULT-TREES; IMPROVING SYSTEMS; PRODUCTION CELLS; ROTARY TABLES; SENSOR FAILURE; SYSTEM COMPONENTS;

FAULT TREE ANALYSIS;

EID: 85043391611     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FTCS.1998.689458     Document Type: Conference Paper

References (16)

1. Akers S. B. Binary Decision Diagrams, IEEE Trans. Comp. vol. C-27, No. 6, June 1978, pp. 509-516
2. Allen D. J. Digraphs and Fault Trees, Hazard Prevention January/February 1983, pp. 22-25
3. Bader P., Päppinghaus P., Pichler C, Schmid R, Umbreit G, Winkelmann K. CSL Referenzmanual - Sprachbeschreibung, Internal Report, Siemens AG, München, 1996
4. Bollig B., Wegener I. Improving the Variable Ordering of OBDDs is NP-Complete, IEEE Trans. Comp., Vol. 45, No. 9, September 1996, pp. 993-1001
5. nd ACM/IEEE Design Automation Conference 1995
6. Bryant R. E. Graph-Based Algorithms for Boolean Function Manipulation, IEEE Trans. Comp., vol. C-35, No. 8, August 1986, pp. 667-691
7. Bryant R. E. Symbolic Boolean Manipulation with Ordered Binary-Decision Diagrams, ACM Computing Surveys, Vol. 24, No. 3, September 1992, pp. 293-318
8. Burch J. R., Clarke E. M., Long D. E., McMillan, K. L. Dill D. L. Symbolic Model Checking for Sequential Circuit Verification, IEEE Design & Test, Vol. 13 No. 4, April 1994, pp. 401-424
9. Campos S., Clarke E., Marrero W, Minea M. Timing analysis of industrial real-time systems, In: Workshop on Industrial Strength Formal Specification Techniques, 1995.
10. Filkorn T, Schneider H.-A., Scholz A., Strasser A., Warkentin P. SVE Users' Guide, Internal Report, Siemens AG, München, 1996
11. Henry J. J., Andrews J.D. Computerized Fault Tree Construction for a Train Braking System, Quality and Reliability Engineering International, Vol. 13 (1997), pp. 299-309
12. IEC 1508-4 (Draft 1997) Functional safety of electrical/electronic/programmable electronic safety-related systems; Part 4: Definitions and abbreviations
13. Lee C. Y. Representation of Switching Circuits by Binary-Decision Programs, The Bell System Technical Journal 38, July 1959, pp. 985-999
14. Leveson N. G., Harvey P. R. Analyzing Software Safety, IEEE Transactions on Software Engineering vol. SE-9 No. 5, September 1983, pp. 569-579
15. Leveson N. G., Cha S. S., Shimeall T J. Safety Verification of Ada Programs using Software Fault Trees, IEEE Transactions on Software Engineering vol. SE-8 No. 7, July 1991, pp. 48-59
16. Lewerentz C, Lindner T Formal Development of Reactive Systems: Case Study Production Cell, LNCS 891, Springer-Verlag, January 1995