Principles and trends in quantum nano-electronics and nano-magnetics for beyond-CMOS computing

European Solid-State Device Research Conference

Volumn , Issue , 2017, Pages 1-5

  Young, Ian A ^a   Nikonov, Dmitri E ^a  

^a INTEL CORPORATION   (United States)

Author keywords

Beyond CMOS; ferroelectric; interconnects; magnetoelectric switching; majority gate; neuromorphic; spin orbit coupling

Indexed keywords

CMOS INTEGRATED CIRCUITS; FERROELECTRIC MATERIALS; NANOMAGNETICS; OPTICAL INTERCONNECTS; SOLID STATE DEVICES;

BEYOND CMOS; COMPUTING TECHNOLOGY; MAJORITY GATES; NEUROMORPHIC; QUANTUM NANOELECTRONICS; SPIN-ORBIT COUPLINGS;

NANOELECTRONICS;

EID: 85033436269     PISSN: 19308876     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESSDERC.2017.8066577     Document Type: Conference Paper

References (42)

1. G. E. Moore, Cramming more components onto integrated circuits, Electronics, vol. 38, no. 8, pp. 114-117, 1965.
2. W. M. Holt, 1.1 Moore's law: A path going forward, 2016 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, 2016, pp. 8-13.
3. M. Bohr, available onine: Https://newsroom.intel.com/news/intelpresents-technology-manufacturing-day-live-video-updates/, Mar. 2017.
4. T. N. Theis and H. S. P. Wong, The End of Moore's Law: A New Beginning for Information Technology, Computing in Science & Engineering, vol. 19, no. 2, pp. 41-50, Mar.-Apr. 2017.
5. I. A. Young. "Technology Options for Beyond-CMOS", Proceedings of the 2017 ACM on International Symposium on Physical Design, Portland, Oregon, USA, p. 1-1, 2017.
6. A. Soumyanarayanan, N. Reyren, A. Fert, C. Panagopoulos, "Emergent phenomena induced by spin-orbit coupling at surfaces and interfaces",-Nature, vol. 539, pp. 509-517, 2016.
7. T. Hanyu et al., Standby-Power-Free Integrated Circuits Using MTJBased VLSI Computing, Proceedings of the IEEE, vol. 104, no. 10, pp. 1844-1863, Oct. 2016.
8. D. E. Nikonov and I. A. Young, Overview of beyond-CMOS devices and a uniform methodology for their benchmarking," Proceedings of the IEEE, vol. 101, no. 12, pp. 2498-2533, Dec. 2013.
9. D. E. Nikonov and I. A. Young, Benchmarking of Beyond-CMOS Exploratory Devices for Logic Integrated Circuits, IEEE Journal on Exploratory Solid-State Computational Devices and Circuits, vol. 1, pp. 3-11, Dec. 2015.
10. I. P. Radu et al., Spintronic majority gates, IEEE International Electron Devices Meeting (IEDM), Washington, pp. 32.5.1-32.5.4, 2015.
11. S. Borkar, Electronics beyond nano-scale CMOS, 43rd ACM/IEEE Design Automation Conference, San Francisco, CA, pp. 807-808, 2006.
12. S. Chen et al,. "Electron optics with p-n junctions in ballistic graphene", Science, vol. 353, no. 6307, pp. 1522-1525, Sep. 2016.
13. D. J. Fitzgerald and A. S. Grove, Mechanisms of Channel Current Formation in Silicon P-N Junctions, Fourth Annual Symposium on the Physics of Failure in Electronics, Chicago, IL, USA, 1965, pp. 315-332.
14. M. O. Li, D. Esseni, G. Snider. D. Jena, and H. G. Xing, "Single particle transport in two-dimensional heterojunction interlayer tunneling field effect transistor", J. of Appl. Phys., vol. 115, p. 074508, 2014.
15. E. Tutuc et al., Gate tunable resonant tunneling in graphene-based heterostructures and device applications, 73rd Annual Device Research Conference (DRC), Columbus, OH, pp. 269-270, 2015.
16. K. Ahadi, O. F. Shoron, P. B. Marshall, E. Mikheev, and S. Stemmer, "Electric field effect near the metal-insulator transition of a twodimensional electron system in SrTiO3", Appl. Phys. Lett., vol. 110, p. 062104, 2017.
17. A. A. High, J. R. Leonard. A. T. Hammack, M. M. Fogler, L. V. Butov, A. V. Kavokin, K. L. Campman, and A. C. Gossard, "Spontaneous coherence in a cold exciton gas", Nature, vol. 483, pp. 584-588, 2012.
18. E. Yablonovitch, "Will a New Milli-Volt Switch Replace the Transistor for Digital Applications" APS March Meeting, #S2.001, Mar. 2008.
19. K. Galatsis et al., A Material Framework for Beyond-CMOS Devices, IEEE Journal on Exploratory Solid-State Computational Devices and Circuits, vol. 1, pp. 19-27, Dec. 2015.
20. S. Salahuddin and S. Datta, Use of negative capacitance to provide voltage amplification for low power nanoscale devices," Nano Lett., vol. 8, no. 2, pp. 405-410, 2008.
21. F. Matsukura, Y. Tokura, and H. Ohno, "Control of magnetism by electric fields", Nature Nano., vol. 10, p. 209, 2015.
22. S. Manipatruni, D. E. Nikonov, and I. A. Young, "Spin-Orbit Logic with Magnetoelectric Nodes: A Scalable Charge Mediated Nonvolatile Spintronic Logic", available online https://arxiv.org/abs/1512.05428, 2015.
23. C. Pan and A. Naeemi, Interconnect Design and Benchmarking for Charge-Based Beyond-CMOS Device Proposals, IEEE Electron Device Letters, vol. 37, no. 4, pp. 508-511, April 2016.
24. C. Pan, S.-C. Chang and A. Naeemi, Performance analyses and benchmarking for spintronic devices and interconnects, IEEE International Interconnect Technology Conference/Advanced Metallization Conference (IITC/AMC), San Jose, CA, pp. 56-58, 2016.
25. C. Pan and A. Naeemi, Non-Boolean Computing Benchmarking for Beyond-CMOS Devices Based on Cellular Neural Network, IEEE Journal on Exploratory Solid-State Computational Devices and Circuits, vol. 2, no. , pp. 36-43, Dec. 2016.
26. C. Pan and A. Naeemi, Nonvolatile Spintronic Memory Array Performance Benchmarking Based on Three-Terminal Memory Cell, IEEE Journal on Exploratory Solid-State Computational Devices and Circuits, vol. 3, no. , pp. 10-17, Dec. 2017.
27. O. Zografos et al., Wave pipelining for majority-based beyond-CMOS technologies, Design, Automation & Test in Europe Conference & Exhibition (DATE), Lausanne, Switzerland, pp. 1306-1311, 2017.
28. V. Baltz, A. Manchon, M. Tsoi, T. Moriyama, T. Ono, and Y. Tserkovnyak, "Antiferromagnetic spintronics", available online https://arxiv.org/abs/1606.04284, 2016.
29. S. C. Chang, R. M. Iraei, S. Manipatruni, D. E. Nikonov, I. A. Young and A. Naeemi, Design and Analysis of Copper and Aluminum Interconnects for All-Spin Logic, IEEE Transactions on Electron Devices, vol. 61, no. 8, pp. 2905-2911, Aug. 2014.
30. S. C. Chang, S. Dutta, S. Manipatruni, D. E. Nikonov, I. A. Young and A. Naeemi, Interconnects for All-Spin Logic Using Automotion of Domain Walls, IEEE Journal on Exploratory Solid-State Computational Devices and Circuits, vol. 1, no. , pp. 49-57, Dec. 2015.
31. S. Dutta, D. E. Nikonov, S. Manipatruni, I. A. Young and A. Naeemi, SPICE Circuit Modeling of PMA Spin Wave Bus Excited Using Magnetoelectric Effect, IEEE Transactions on Magnetics, vol. 50, no. 9, pp. 1-11, Sept. 2014.
32. S. Dutta, S.-C. Chang, N. Kani, D. E. Nikonov, S. Manipatruni, I. A. Young, and A. Naeemi, "Non-volatile Clocked Spin Wave Interconnect for Beyond-CMOS Nanomagnet Pipelines", Scientific Reports, vol. 5, p. 9861, 2015.
33. R. M. Iraei, S. Manipatruni, D. E. Nikonov, I. A. Young, and A. Naeemi, "Electrical-Spin Transduction for CMOS-Spintronic Interface and Long-Range Interconnects", IEEE Journal on Exploratory Solid-State Computational Devices and Circuits, vol. 3, 2017.
34. D. H. Morris, K. Vaidyanathan, U. E. Avci, H. Liu, T. Karnik and I. A. Young, Enabling high-performance heterogeneous TFET/CMOS logic with novel circuits using TFET unidirectionality and low-VDD operation, 2016 IEEE Symposium on VLSI Technology, Honolulu, HI, 2016, pp. 1-2.
35. H. Ohno, T. Endoh, T. Hanyu, N. Kasai and S. Ikeda, Magnetic tunnel junction for nonvolatile CMOS logic, 2010 International Electron Devices Meeting, San Francisco, CA, 2010, pp. 9.4.1-9.4.4.
36. K. Ando et al., Spin-RAM for Normally-Off Computer, 2011 11th Annual Non-Volatile Memory Technology Symposium Proceeding, Shanghai, 2011, pp. 1-6.
37. E. Kitagawa et al., Impact of ultra low power and fast write operation of advanced perpendicular MTJ on power reduction for highperformance mobile CPU, 2012 International Electron Devices Meeting, San Francisco, CA, 2012, pp. 29.4.1-29.4.4.
38. K. Nomura, K. Abe, H. Yoda, and S. Fujita, "Ultra low power processor using perpendicular-STT-MRAM/SRAM based hybrid cache toward next generation normally-off computers", J. Appl. Phys., vol. 111, p. 07E330 2012.
39. N. Shanbhag, Statistical information processing: Computing for the nanoscale era, 2015 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED), Rome, Italy, 2015, pp. 1-1.
40. B. Sutton, K. Y. Camsari, B, Behin-Aein, S. Datta, "Intrinsic optimization using stochastic nanomagnets", Scientific Reports, vol. 7, p. 44370, 2017.
41. Y. LeCun, Y. Bengio, and G. Hinton, "Deep learning", Nature, vol. 521, no. 7553, pp. 436-444, 2015.
42. G. Srinivasan, A. Sengupta, and K. Roy, "Magnetic Tunnel Junction Based Long-Term Short-Term Stochastic Synapse for a Spiking Neural Network with On-Chip STDP Learning", Scientific Reports, vol. 6, p. 29545, 2016.