메뉴 건너뛰기




Volumn , Issue , 1996, Pages 79-83

Equivalence fault collapsing for transistor leakage faults

Author keywords

[No Author keywords available]

Indexed keywords

FAULT MODEL; IDDQ TESTING; INNOVATIVE METHOD; TRANSISTOR LEAKAGE;

EID: 85032515650     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IDDQ.1996.557836     Document Type: Conference Paper
Times cited : (2)

References (9)
  • 2
    • 0026989258 scopus 로고
    • Diagnosis of leakage faults with inno
    • Dec
    • R. C. Aitken, "Diagnosis of Leakage Faults with Inno," JETTA, Vol. 3, No. 4, pp. 367-376, Dec. 1992.
    • (1992) JETTA , vol.3 , Issue.4 , pp. 367-376
    • Aitken, R.C.1
  • 4
    • 85027178406 scopus 로고
    • JDOQ test and diagnosis of CMOS circuits
    • I. Isern and J. Figueras, "JDOQ Test and Diagnosis of CMOS Circuits," IEEE Design &Test of Computers, Vol. 3, No. 4, pp. 60-67, 1992.
    • (1992) IEEE Design &Test of Computers , vol.3 , Issue.4 , pp. 60-67
    • Isern, I.1    Figueras, J.2
  • 5
    • 0025535896 scopus 로고
    • QUIETEST: A quiescent current testing methodology for detecting leakage faults
    • Nov
    • W. Mao and R. K. Gulati, "QUIETEST: A Quiescent Current Testing Methodology for Detecting Leakage Faults," Proc. ICCAD'90, pp. 280-283, Nov. 1990.
    • (1990) Proc. ICCAD'90 , pp. 280-283
    • Mao, W.1    Gulati, R.K.2
  • 7
    • 0039971474 scopus 로고
    • A study of iddq subset selection algorithms for bridging faults
    • Sept
    • S. Chakravarty and P. Thadikaran, "A Study of IDDQ Subset Selection Algorithms for Bridging Faults," Proc.TTC'94, pp. 403-412, Sept. 1994.
    • (1994) Proc.TTC'94 , pp. 403-412
    • Chakravarty, S.1    Thadikaran, P.2
  • 8
    • 85068206765 scopus 로고
    • Equivalence fault collapsing for transistor short faults and its application to iddq subset selection
    • Oct
    • X. Wen, H. Tamamoto, and K. Kinoshita, "Equivalence Fault Collapsing for Transistor Short Faults and Its Application to IDDQ Subset Selection," IDDQ'95, pp. 30-34, Oct. 1995.
    • (1995) IDDQ'95 , pp. 30-34
    • Wen, X.1    Tamamoto, H.2    Kinoshita, K.3
  • 9
    • 0002609165 scopus 로고
    • A neutral netlist of 10 combinational benchmark circuits and a target translator in fortran
    • F. Brglez and H. Fuiiwara, "A Neutral Netlist of 10 Combinational Benchmark Circuits and a Target Translator in Fortran," Proc. ISCAS'85, 1985.
    • (1985) Proc. ISCAS'85
    • Brglez, F.1    Fuiiwara, H.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.