MCTL — An extension of CTL for modular verification of concurrent systems

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 398 LNCS, Issue , 1989, Pages 165-187

  Josko, Bernhard ^a  

^a UNIVERSITY OF OLDENBURG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER CIRCUITS; DATA DESCRIPTION; MODEL CHECKING; SPECIFICATIONS;

CONCURRENT SYSTEMS; DESCRIPTION LOGIC; EXPONENTIAL MODELS; LINEAR MODELING; MODEL CHECKING ALGORITHM; MODULAR SPECIFICATIONS; MODULAR VERIFICATION; PATH QUANTIFIERS;

TEMPORAL LOGIC;

EID: 85032183740     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-51803-7_25     Document Type: Conference Paper

References (15)

1. S. Aggarwal, R.P. Kurshan, K. Sabnani: A calculus for protocol specification and validation. Proc. IFIP Workshop on Protocol Specification, Testing, and Verification, 3, 19-34 (1983)
2. M. Browne, E. Clarke, D. Dill, B. Mishra: Automatic verification of sequential circuits using temporal logic. Computer Hardware Description Languages and their Applications, 98-113 (1985)
3. E.M. Clarke, O. Grümberg: Avoiding the state explosion problem in temporal logic model checking algorithms. Technical Report Carnegie-Mellon-University, Pittsburgh (1987)
4. E.A. Emerson, J.Y. Halpern: Decision procedures and expressiveness in the temporal logic of branching time. Journal of Computer and System Sciences 30, 1-24 (1985)
5. E.A. Emerson, J.Y. Halpern: “Sometimes” and “not never” revisited: On branching versus linear time temporal logic. JACM 33, 151-178 (1986)
6. E.A. Emerson, C.L. Lei: Temporal reasoning under generalized fairness constraints. Proceedings STACS 86, Lecture Notes in Computer Science 210, 21-36 (1986)
7. B. Josko: Modelchecking of CTL formulae under liveness assumptions. Schriften zur lnformatik und Angewandten Mathematik No. 124, RWTH Aachen (1986)
8. B. Josko: Modelehecking of CTL formulae under liveness assumptions. 14th ICALP, Lecture Notes in Computer Science 267, 280-289 (1987)
9. B. Josko: Modelchecking of CTL formulae under liveness and safety assumptions. Technical Report, RWTH Aachen (1987)
10. B. Josko: Modular verifications of digital circuits. (in preparation)
11. B. Mishra, E. Clarke: Hierarchical verification of asynchronous circuits using temporal logic. TCS 38, 269-291 (1985)
12. A. Pnueli: In transition from global to modular temporal reasoning about programs. in K.R. Apt(Ed.): Logics and Models of Concurrent Systems. Springer-Verlag, 123-144 (1985)
13. A.P. Sistla, E.M. Clarke: The complexity of propositional linear temporal logic. Journal of the ACM 32, 733-749 (1985)
14. C.L. Seitz: System timing, in: C.A. Mead, L. Conway: Introduction to VLSI Systems. Adison-Wesley, Reading, Mass. (1980)
15. VMEbus, Specification manual (1982)