A specification invariant technique for regularity improvement between flow-graph clusters

Proceedings of the 1996 European Conference on Design and Test, EDTC 1996

Volumn , Issue , 1996, Pages 138-143

  Janssen, Martin ^a   Catthoort, Francky ^b   De Man, Hugo ^b  

^a IMEC   (Belgium)

^b UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

ALGEBRA; GRAPHIC METHODS; IMAGE PROCESSING; OPTIMIZATION; SPECIFICATIONS;

ALGEBRAIC TRANSFORMATIONS; NORMALISATION; OPERATOR COSTS; REAL-LIFE APPLICATIONS; REAL-TIME DSP; SHARING OVERHEAD; TARGET DOMAIN; WORD LEVEL; OPTIMISATIONS;

FLOW GRAPHS;

EID: 85030100861     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EDTC.1996.494139     Document Type: Conference Paper

References (30)

1. N. Ahmed, et al., "Discrete cosine transform, " IEEE Transactions on Computers, pp. 90-93, 1974.
2. A. V. Aho, R. Sethi, and J. D. Ullman, Compilers: Principles, Techniques, and Tools, Addison-Wesley, 1986.
3. R. K. Brayton, R. Rudell, A. Sangiovanni-Vincentelli, and A. R. Wang, "MIS: A Multiple-Level Logic Optimization System, " IEEE Transactions on Computer-Aided Design, Vol. 6, No. 6, pp. 1062-1081. 1987.
4. A. Chandrakasan, M. Potkonjak, J. Rabaey, and R. Brodersen, "An Approach For Power Minimization Using Transformations, " Proceedings IEEE VLSI Signal Processing Workshop, pp. 41-50, 1992.
5. G. P. Fettweis and L. Thiele, "Algebraic Recurrence Transformations for Massive Parallelism, " Proceedings IEEE VLSI Signal Processing Workshop, pp. 332-341, 1992.
6. W. Geurts, F. Catthoor, H. De Man, "Time constrained allocation and assignment techniques for high throughput signal processing, " Proc. 29th IEEE Design Automation Conference, pp. 124-127, June 1992.
7. W. Geurts, F. Franssen, M. van Swaaij, F. Catthoor, H. De Man, and M. Moonen, "Memory and data-path mapping for image and video applications, " Application-driven architecture synthesis, F. Catthoor, L. Svensson (eds.), Kluwer, pp. 143-166, 1993.
8. R. I. Hartley and A. Casavant, "Optimizing pipelined networks of associative and commutative operators, " IEEE Transactions on Computer-Aided Design, Vol. 13, No. 11, pp. 1418-1425, Nov. 1994.
9. S-H. Huang and J. Rabaey, "Maximizing the throughput of high-performance DSP applications using behavioral transformations, " Proc. 5th European Design and Test Conf., pp. 25-30, Feb. 1994.
10. J. M. J. Janssen, F. Catthoor, H. De Man, "A Specification Invariant Technique for Operation Cost Minimisation in Flow-graphs, " Proc. 7th IEEE Int. Symp. on High-Level Synthesis, pp. 146-151, 1994.
11. E. Katsadas, Z. Sahraoui, M. Wouters, V. Derudder, L. Bolsens, P. Six, and H. De Man, "Regular Module Generation or Standard Cells: Two Alternative Implementations for a Library of Functional Building Blocks, " Selection of papers IFIP WG10.2/WG10.5 Workshop, Apr. and Sep. 1992.
12. C. Liem, T. May, and P. Paulin, "Instruction-set matchine and selection for DSP and ASIP code generation, " Proceedings 5th European Design and Test Conference, pp. 31-37, Feb. 1994.
13. D. B. Loveman, "Program Improvement by Source-to-Source Transformation, " J. of the ACM, Vol. 24, No. 1, pp. 121-145, Jan. 1977.
14. P. Marwedel, "A new synthesis algorithm for the MIMOLA software system, " Proceedings 23rd IEEE Design Automation Conference, pp. 271-277, June 1986.
15. M. C. McFarland, A. C. Parker, and R. Camposano, "The high-level synthesis of digital systems, " Proceedings of the IEEE, Vol. 78, No. 2, pp. 301-318, Feb. 1990.
16. A. Nicolau and R. Potasman, "Incremental Tree Height Reduction For High Level Synthesis, " Proceedings 28th IEEE Design Automation Conference, pp. 770-774, 1991.
17. D. A. Padua and M. J. Wolfe, "Advanced Compiler Optimizations for Supercomputers, " Communications of the ACM, Vol. 29, No. 12, pp. 1184-1201, Dec. 1986.
18. C. Polychronopoulos, "Compiler optimizations for enhancing parallelism and their impact on the architecture design, " IEEE Transactions on Computers, Vol. 37, No. 8, pp. 991-1004, Aug. 1988.
19. M. Potkonjak and J. Rabaey, "Optimizing Resource Utilization using Transformations, " Proceedings IEEE International Conference on Computer-Aided Design, pp. 88-91, Nov. 1991.
20. M. Potkonjak, M. Srivastava, and J. Rabaey, "Efficient substitution of multiple constant multiplications by shifts and additions using iterative pairwise matching, " Proceedings 31st IEEE Design Automation Conference, pp. 189-194, June 1994.
21. D. S. Rao and F. Kurdahi, "Hierarchical design space exploration for a class of digital systems, " IEEE Transactions on VLSI Systems, Vol. 1, No. 3, pp. 282-295, Sep. 1993.
22. E. Rundensteiner, D. Gajski, and L. Bit, "Component synthesis from functional descriptions, " IEEE Transactions on Computer-Aided Design, Vol. 12, No. 9, pp. 1287-1298, Sep. 1993.
23. H. Samsom, L. Claesen, and H. De Man, "Syn Guide: An environment for doing interactive Correctness Preserving Transformations, " Proc. IEEE VLSI Signal Processing Workshop, pp. 269-277, 1993.
24. L. Stok, "False loops through resource sharing, " Proc. IEEE Intn'l Conference on Computer-Aided Design, pp. 345-348, Nov. 1992.
25. H. Trickey, "Flamel: A high-Level Hardware Compiler, " IEEE Trans. on Computer-Aided Design, Vol. 6, No. 2, pp. 259-269, 1987.
26. J. Van Praet, G. Goossens, D. Lanneer, and H. De Man, "Instruction set definition and instruction selection for ASIPs, " Proceedings 7th IEEE International Symposium on High-Level Synthesis, May 1994.
27. R. A. Walker and D. E. Thomas, "Behavioral Transformations for Algorithmic Level IC Design, " IEEE Transactions on Computer-Aided Design, Vol. 8, No. 10, pp. 1115-1127, 1989.
28. A. van der Werf, E. Aerts, M. Peek, J. van Meerbergen, P. Lippens, and W. Verhaeph, "Area Optimization of Multi-function Processing Units, " Proceedings IEEE International Conference on Computer-Aided Design, pp. 292-299, Nov. 1992.
29. D. Whitfield and M. L. Soffa, "An Approach to Ordering Optimizing Transformations, " 2nd ACM Symposium on Principles and Practice of Parallel Programming, pp. 137-147, March 1990.
30. M. Wolfe, "The tiny loop restructuring research tool, " Proc. International Conference on Parallel Processing, pp. II-46-II-53, 1991.