A symbolic core approach to the formal verification of integrated mixed-mode applications

Proceedings of the 1997 European Conference on Design and Test, EDTC 1997

Volumn , Issue , 1997, Pages 432-436

  Hendricx, Stefan ^a   Claesen, Luc ^a  

^a UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

DIGITAL SYSTEM DESIGN; FORMAL APPROACH; FUNCTIONAL CORRECTNESS; MIXED MODE; MIXED-MODE SYSTEMS; MODELLING TECHNIQUES; SIMULATION BASED VERIFICATION; DIGITAL SYSTEM; SYMBOLIC MODELING;

FORMAL VERIFICATION;

EID: 85029616841     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/edtc.1997.582396     Document Type: Conference Paper

References (13)

1. L. Claesen, D. Beullens, R. Martens, et al., "SmartPen - An Application of Integrated Microsystems and Embedded Hardware/Software CoDesign", In: IEEE Users Forum of ED&TC, Paris 1996, IEEE Computer Society, pp. 201-205.
2. Stefan Hendricx, Luc Claesen, "A Symbolic Modelling Approach for the Formal Verification of Integrated Mixed-Mode Systems", In: Proc. 3rd Designing Correct Circuits Workshop, 2-4 September 1996, Bastad (Sweden).
3. R. Martens, L. Claesen, "On-Line Signature Verification by Dynamic Time-Warping", In: Proc. 13th International Conference on Pattern Recognition, Vol. Ill, pp. 38-42, IEEE Computer Society, August 25-29, 1996, Vienna.
4. F. Leclerc, R. Plamondon, "Automatic Signature Verification: The State Of The Art - 1989-1993", In: Int. Journal on Pattern Recognition. Artificial Intelligence, vol. 8, pp.643-660, 1994.
5. T. Coe, T. Mathisen, C. Moler, V. Pratt. "Computational Aspects of the Pentium Affair", In: IEEE Computational Science & Engineering, spring 1995, pp. 18-31.
6. D. Conner. "Mixed Analog-Digital Simulation", In: EDN 1994 (September), pp. 39-44.
7. Randal E. Bryant, Derek Beatty, et al. "COSMOS - A compiled simulator for MOS circuits." In: 24th Design Automation Conference. 1987.
8. D. Beatty, K. Brace, R. E. Bryant, K. Cho, L. Huang. "User's Guide to COSMOS: Compiled Simulator for MOS Digital Circuits"
9. P. Camurati and P. Prinetto. "Formal Verification of Hardware Correctness: Introduction and Survey of Current Research" In: IEEE Computer 1988 (July), 8-19.
10. S. Hazelhurst, C-J. H. Seger. "An Integrated Approach to Verifying Large Circuits : A Case Study", In: Proc. 3rd Designing Correct Circuits Workshop, 2-4 September 1996, Bilstad (Sweden).
11. David P. Appenzeller, Andreas Keuhlmann. "Formal Verification of a PowerPC™ Microprocessor", In: Proc. IEEE International Conference on Computer Design: VLSI in Computers and Processors, Austin (Texas) 1995. IEEE Computer Society Press, 1995.
12. L. Claesen, F. Proesmans, E. Verlind, H. De Man. "SFG- Tracing: A Methodology for the Automatic Verification of MOS Transistor Level Implementations from High Level Behavioural Specifications", In: Proceedings ACM- SIGDA International Workshop on Formal Methods in VLSI Design (ed. P. A. Subrahmanyam), 1991.
13. M. Genoe, L. Claesen, E. Proesmans, E. Verlind, H. De Man. "Illustration of the SFG-Tracing Multi-Level Behavioural Verification Methodology, by the Correctness Proof of a High to Low Level Synthesis Application in CATHEDRAL-II", In: Proc. ICCD-91.