Write once, get 50% free: Saving SSD erase costs using WOM codes

Proceedings of the 13th USENIX Conference on File and Storage Technologies, FAST 2015

Volumn , Issue , 2015, Pages 257-271

  Yadgar, Gala ^a   Yaakobi, Eitan ^a   Schuster, Assaf ^a  

^a TECHNION ISRAEL INSTITUTE OF TECHNOLOGY   (Israel)

Author keywords

[No Author keywords available]

Indexed keywords

FLASH MEMORY; MEMORY ARCHITECTURE; VIRTUAL STORAGE;

AVAILABLE CAPACITY; LIFETIME EXTENSION; OVER PROVISIONING; PARALLELIZING; PRODUCTION WORKLOADS; READ OPERATION; STORAGE CAPACITY; WRITE-ONCE MEDIA;

CODES (SYMBOLS);

EID: 85029551461     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (60)

1. N. Agrawal, V. Prabhakaran, T. Wobber, J. D. Davis, M. Manasse, and R. Panigrahy. Design tradeoffs for SSD performance. In USENIX Annual Technical Conf. (ATC), 2008.
2. E. Arikan. Channel polarization: A method for constructing capacity-achieving codes for symmetric binary-input memoryless channels. IEEE Trans. on Inform. Theory, 55(7):3051–3073, 2009.
3. A. Balatsoukas-Stimming, A. Raymond, W. J. Gross, and A. Burg. Hardware architecture for list successive cancellation decoding of polar codes. IEEE Trans. on Circuits and Systems II: Express Briefs, 61(8):609–613, Aug 2014.
4. A. Berman and Y. Birk. Retired-page utilization in write-once memory – a coding perspective. In IEEE Intl. Symp. on Inform. Theory (ISIT), 2013.
5. J. S. Bucy, J. Schindler, S. W. Schlosser, and G. R. Ganger. The DiskSim simulation environment version 4.0 reference manual, May 2008.
6. D. Burshtein and A. Strugatski. Polar write once memory codes. IEEE Trans. on Inform. Theory, 59(8):5088–5101, 2013.
7. Y. Cai, E. F. Haratsch, O. Mutlu, and K. Mai. Error patterns in MLC NAND flash memory: Measurement, characterization, and analysis. In Conf. on Design, Automation and Test in Europe (DATE), 2012.
8. P. Cappelletti, R. Bez, D. Cantarelli, and L. Fratin. Failure mechanisms of flash cell in program/erase cycling. In Intl. Electron Devices Meeting (IEDM) Technical Digest, 1994.
9. M.-L. Chiao and D.-W. Chang. ROSE: A novel flash translation layer for NAND flash memory based on hybrid address translation. IEEE Trans. on Computers, 60(6):753–766, 2011.
10. S. Cho and H. Lee. Flip-N-Write: A simple deterministic technique to improve PRAM write performance, energy and endurance. In IEEE/ACM Intl. Symp. on Microarchitecture (MICRO), 2009.
11. B. Debnath, M. Mokbel, D. Lilja, and D. Du. Deferred updates for flash-based storage. In IEEE Symp. on Mass Storage Systems and Technologies (MSST), 2010.
12. P. Desnoyers. What systems researchers need to know about NAND flash. In USENIX Hot Topics in Storage and File Systems (HotStorage), 2013.
13. P. Desnoyers. Analytic models of SSD write performance. Trans. Storage, 10(2):8:1–8:25, Mar. 2014.
14. L. M. Grupp, A. M. Caulfield, J. Coburn, S. Swanson, E. Yaakobi, P. H. Siegel, and J. K. Wolf. Characterizing flash memory: Anomalies, observations, and applications. In IEEE/ACM Intl. Symp. on Microarchitecture (MICRO), 2009.
15. A. Gupta, Y. Kim, and B. Urgaonkar. DFTL: A flash translation layer employing demand-based selective caching of page-level address mappings. In Intl. Conf. on Arch. Support for Programming Languages and Operating Systems (ASPLOS), 2009.
16. A. Gupta, R. Pisolkar, B. Urgaonkar, and A. Sivasubramaniam. Leveraging value locality in optimizing NAND flash-based SSDs. In USENIX Conf. on File and Storage Technologies (FAST), 2011.
17. C. Heegard. On the capacity of permanent memory. IEEE Trans. on Inform. Theory, 31(1):34–41, 1985.
18. S. Huang, Q. Wei, J. Chen, C. Chen, and D. Feng. Improving flash-based disk cache with lazy adaptive replacement. In IEEE Symp. on Mass Storage Systems and Technologies (MSST), 2013.
19. Hynix. 32Gbit (4096M x 8bit) legacy NAND flash memory. Datasheet, 2012.
20. S. Im and D. Shin. ComboFTL: Improving performance and lifespan of MLC flash memory using SLC flash buffer. J. Syst. Archit., 56(12):641–653, Dec. 2010.
21. A. N. Jacobvitz, R. Calderbank, and D. J. Sorin. Writing cosets of a convolutional code to increase the lifetime of flash memory. In Allerton Conf. on Communication, Control, and Computing (Allerton), 2012.
22. A. N. Jacobvitz, R. Calderbank, and D. J. Sorin. Coset coding to extend the lifetime of memory. In IEEE Intl. Symp. on High Performance Computer Architecture (HPCA), 2013.
23. A. Jagmohan, M. Franceschini, and L. Lastras. Write amplification reduction in NAND flash through multi-write coding. In IEEE Symp. on Mass Storage Systems and Technologies (MSST), 2010.
24. J. Jeong, S. S. Hahn, S. Lee, and J. Kim. Lifetime improvement of NAND flash-based storage systems using dynamic program and erase scaling. In USENIX Conf. on File and Storage Technologies (FAST), 2014.
25. A. Jiang, Y. Li, E. Gad, M. Langberg, and J. Bruck. Joint rewriting and error correction in write-once memories. In IEEE Intl. Symp. on Inform. Theory (ISIT), 2013.
26. X. Jimenez, D. Novo, and P. Ienne. Libra: Software controlled cell bit-density to balance wear in NAND flash. ACM Trans. Embed. Comput. Syst. (TECS), 14(2).
27. X. Jimenez, D. Novo, and P. Ienne. Wear unleveling: Improving NAND flash lifetime by balancing page endurance. In USENIX Conf. on File and Storage Technologies (FAST), 2014.
28. T. Kgil, D. Roberts, and T. Mudge. Improving NAND flash based disk caches. In Intl. Symp. on Computer Architecture (ISCA), 2008.
29. H. Kim and S. Ahn. BPLRU: A buffer management scheme for improving random writes in flash storage. In USENIX Conf. on File and Storage Technologies (FAST), 2008.
30. S. Lee, T. Kim, K. Kim, and J. Kim. Lifetime management of flash-based SSDs using recovery-aware dynamic throttling. In USENIX Conf. on File and Storage Technologies (FAST), 2012.
31. C. Li, P. Shilane, F. Douglis, H. Shim, S. Smaldone, and G. Wallace. Nitro: A capacity-optimized SSD cache for primary storage. In USENIX Annual Technical Conf. (ATC), 2014.
32. J. Li and K. Mohanram. Write-once-memory-code phase change memory. In Design, Automation and Test in Europe Conf. and Exhibition (DATE), 2014.
33. R.-S. Liu, C.-L. Yang, and W. Wu. Optimizing NAND flash-based SSDs via retention relaxation. In USENIX Conf. on File and Storage Technologies (FAST), 2012.
34. Y. Lu, J. Shu, and W. Wang. ReconFS: A recon-structable file system on flash storage. In USENIX Conf. on File and Storage Technologies (FAST), 2014.
35. X. Luojie, B. M. Kurkoski, and E. Yaakobi. WOM codes reduce write amplification in NAND flash memory. In IEEE Global Communications Conf. (GLOBECOM), 2012.
36. L. Marmol, S. Sundararaman, N. Talagala, R. Rangaswami, S. Devendrappa, B. Ramsundar, and S. Ganesan. NVMKV: A scalable and lightweight flash aware key-value store. In USENIX Hot Topics in Storage and File Systems (HotStorage), 2014.
37. N. Mielke, H. Belgal, I. Kalastirsky, P. Kalavade, A. Kurtz, Q. Meng, N. Righos, and J. Wu. Flash EEPROM threshold instabilities due to charge trapping during program/erase cycling. IEEE Trans. on Device and Materials Reliability, 4(3):335–344, Sept 2004.
38. C. Min, K. Kim, H. Cho, S.-W. Lee, and Y. I. Eom. SFS: Random write considered harmful in solid state drives. In USENIX Conf. on File and Storage Technologies (FAST), 2012.
39. V. Mohan, T. Bunker, L. Grupp, S. Gurumurthi, M. Stan, and S. Swanson. Modeling power consumption of NAND flash memories using Flash-Power. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 32(7):1031–1044, July 2013.
40. D. Narayanan, A. Donnelly, and A. Rowstron. Write off-loading: Practical power management for enterprise storage. Trans. Storage, 4(3):10:1–10:23, Nov. 2008.
41. D. Narayanan, E. Thereska, A. Donnelly, S. Elnikety, and A. Rowstron. Migrating server storage to SSDs: Analysis of tradeoffs. In ACM European Conf. on Computer Systems (EuroSys), 2009.
42. S. Odeh and Y. Cassuto. NAND flash architectures reducing write amplification through multi-write codes. In IEEE Symp. on Mass Storage Systems and Technologies (MSST), 2014.
43. Y. Oh, J. Choi, D. Lee, and S. H. Noh. Caching less for better performance: Balancing cache size and update cost of flash memory cache in hybrid storage systems. In USENIX Conf. on File and Storage Technologies (FAST), 2012.
44. Y. Pan, G. Dong, and T. Zhang. Exploiting memory device wear-out dynamics to improve NAND flash memory system performance. In USENIX Conf. on File and Storage Technologies (FAST), 2011.
45. K. Prall. Scaling non-volatile memory below 30nm. In IEEE Non-Volatile Semiconductor Memory Workshop, 2007.
46. T. Pritchett and M. Thottethodi. SieveStore: A highly-selective, ensemble-level disk cache for cost-performance. In Intl. Symp. on Computer Architecture (ISCA), 2010.
47. R. L. Rivest and A. Shamir. How to Reuse a Write-Once Memory. Inform. and Contr., 55(1-3):1–19, Dec. 1982.
48. D. Roberts, T. Kgil, and T. Mudge. Integrating NAND flash devices onto servers. Commun. ACM, 52(4):98–103, Apr. 2009.
49. Samsung. 16Gb F-die NAND flash, multi-level-cell (2bit/cell). Datasheet, 2011.
50. G. Sarkis, P. Giard, A. Vardy, C. Thibeault, and W. J. Gross. Fast polar decoders: Algorithm and implementation. IEEE Journal on Selected Areas in Communications, 32(5):946–957, May 2014.
51. A. Shpilka. New constructions of WOM codes using the Wozencraft Ensemble. IEEE Trans. on Inform. Theory, 59(7):4520–4529, 2013.
52. K. Smith. Understanding SSD over-provisioning. EDN Network, January 2013.
53. G. Soundararajan, V. Prabhakaran, M. Balakrishnan, and T. Wobber. Extending SSD lifetimes with disk-based write caches. In USENIX Conf. on File and Storage Technologies (FAST), 2010.
54. R. Stoica and A. Ailamaki. Improving flash write performance by using update frequency. Proc. VLDB Endow., 6(9):733–744, July 2013.
55. Toshiba. 32 GBIT (4G X 8 BIT) CMOS NAND E2PROM. Datasheet, 2011.
56. E. Yaakobi, S. Kayser, P. H. Siegel, A. Vardy, and J. K. Wolf. Codes for write-once memories. IEEE Trans. on Inform. Theory, 58(9):5985–5999, 2012.
57. E. Yaakobi, J. Ma, L. Grupp, P. H. Siegel, S. Swanson, and J. K. Wolf. Error characterization and coding schemes for flash memories. In IEEE GLOBECOM Workshops (GC Wkshps), 2010.
58. C. Zambelli, M. Indaco, M. Fabiano, S. Di Carlo, P. Prinetto, P. Olivo, and D. Bertozzi. A cross-layer approach for new reliability-performance trade-offs in MLC NAND flash memories. In Design, Automation Test in Europe Conf. Exhibition (DATE), 2012.
59. X. Zhang, L. Jang, Y. Zhang, C. Zhang, and J. Yang. WoM-SET: Low power proactive-SET-based PCM write using WoM code. In IEEE Intl. Symp. on Low Power Electronics and Design (ISLPED), 2013.
60. K. Zhao, W. Zhao, H. Sun, X. Zhang, N. Zheng, and T. Zhang. LDPC-in-SSD: Making advanced error correction codes work effectively in solid state drives. In USENIX Conf. on File and Storage Technologies (FAST), 2013.