-
2
-
-
85031771187
-
Automata for modeling real-time systems
-
Springer-Verlag
-
R. Alur and D. Dill. Automata for modeling real-time systems. In Automata, Languages and Programming: Proceedings of the 17th ICALP, Lecture Notes in Computer Science 443, pages 322-335. Springer-Verlag, 1990.
-
(1990)
Automata, Languages and Programming: Proceedings of the 17th ICALP, Lecture Notes in Computer Science
, vol.443
, pp. 322-335
-
-
Alur, R.1
Dill, D.2
-
6
-
-
0005659208
-
Minimal state graph generation
-
To appear
-
A. Bouajjani, J. Fernandez, N. Italbwachs, P. Raymond, and C. Ratel. Minimal state graph generation. Science of Computer Programming, 1992. To appear.
-
(1992)
Science of Computer Programming
-
-
Bouajjani, A.1
Fernandez, J.2
Italbwachs, N.3
Raymond, P.4
Ratel, C.5
-
7
-
-
0022890039
-
Automatic verification of sequential circuits using temporal logic
-
M. Browne, E. Clarke, D. Dill, and B. Mishra. Automatic verification of sequential circuits using temporal logic. IEEE Transactions on Computers, C-35(12):1035-1044, 1986.
-
(1986)
IEEE Transactions on Computers
, vol.C-35
, Issue.12
, pp. 1035-1044
-
-
Browne, M.1
Clarke, E.2
Dill, D.3
Mishra, B.4
-
9
-
-
85030634249
-
Decidability of bisimulation equivalence for parallel timer processes
-
Goteborg
-
K. Cerans. Decidability of bisimulation equivalence for parallel timer processes. In Proceedings of ChaImers Workshop on Concurrency, Goteborg, 1991.
-
(1991)
Proceedings of ChaImers Workshop on Concurrency
-
-
Cerans, K.1
-
10
-
-
0022706656
-
Automatic verification of finite-state concurrent systems using temporal-logic specifications
-
E. Clarke, E. A. Emerson, and A. P. Sistla. Automatic verification of finite-state concurrent systems using temporal-logic specifications. ACM Transactions on Programming Languages and Systems, 8(2):244-263, 1986.
-
(1986)
ACM Transactions on Programming Languages and Systems
, vol.8
, Issue.2
, pp. 244-263
-
-
Clarke, E.1
Emerson, E.A.2
Sistla, A.P.3
-
14
-
-
0020226119
-
Using branching-time temporal logic to synthesize synchronization skeletons
-
E. A. Emerson and E. M. Clarke. Using branching-time temporal logic to synthesize synchronization skeletons. Science of Computer Programming, 2:241-266, 1982.
-
(1982)
Science of Computer Programming
, vol.2
, pp. 241-266
-
-
Emerson, E.A.1
Clarke, E.M.2
-
15
-
-
85029634946
-
-
Presented at the First Workshop on Computer-aided Verification, Grenoble, France
-
E. A. Emerson, A. Mok, A. P. Sistla, and J. Srinivasan. Quantitative temporal teasoning. Presented at the First Workshop on Computer-aided Verification, Grenoble, France, 1989.
-
(1989)
Quantitative temporal teasoning
-
-
Emerson, E.A.1
Mok, A.2
Sistla, A.P.3
Srinivasan, J.4
|