|
Volumn 2017-June, Issue , 2017, Pages
|
Analysis and implementation of packet preemption for Time Sensitive Networks
|
Author keywords
FPGA; packet preemption; preemptive queuing; Riverbed modeler; time sensitive network (TSN); VHDL
|
Indexed keywords
COMPUTER HARDWARE DESCRIPTION LANGUAGES;
FIELD PROGRAMMABLE GATE ARRAYS (FPGA);
HARDWARE;
PACKET NETWORKS;
QUEUEING NETWORKS;
CRITICAL TRAFFIC;
HARDWARE IMPLEMENTATIONS;
PACKET PREEMPTION;
PREEMPTIVE QUEUING;
PRIORITY QUEUING;
RIVERBED MODELER;
SYSTEM LEVEL SIMULATION;
TIME-SENSITIVE NETWORK (TSN);
QUEUEING THEORY;
|
EID: 85027244320
PISSN: 23255595
EISSN: 23255609
Source Type: Conference Proceeding
DOI: 10.1109/HPSR.2017.7968677 Document Type: Conference Paper |
Times cited : (24)
|
References (15)
|