Using bottom-up design techniques in the synthesis of digital hardware from abstract behavioral descriptions

Proceedings - Design Automation Conference

Volumn , Issue , 1986, Pages 474-480

  McFarland, Michael C ^a,b  

^a LUCENT TECHNOLOGIES   (United States)

^b BOSTON COLLEGE   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN;

BEHAVIORAL DESCRIPTIONS; BOTTOM-UP DESIGN; DIGITAL HARDWARE; LOGICAL PROPERTIES; REGISTER TRANSFER; REGISTER TRANSFER LEVEL; SYNTHESIS TECHNIQUES; TRANSISTOR LEVEL;

MULTIPROCESSING SYSTEMS;

EID: 85027151577     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DAC.1986.1586131     Document Type: Conference Paper

References (25)

1. J. R. Duley and D. L. Dietmeyer, "Translation of a DDL digital system specification to Boolean equations, " IEEE Transactions on Computers CIS pp. 305-313 (1969).
2. C. Mead and L. Conway, Introduction to VLSI systems, Addison-Wesley Publishing Company, Reading, Massachusetts (1980).
3. H. W. Trickey, Compiling Pascal Programs into Silicon, PhD thesis, Stanford University (July 1985).
4. E. A. Snow, D. P. Siewiorek, and D. E. Thomas, "A Technology-Relative Computer-Aided Design System: Abstract Representations, Transformations, and Design Tradeoffs, " Proceedings of the 15th Design Automation Conference, pp. 220-226 ACM and IEEE, (1978).
5. C. J. Tseng and D. P. Siewiorek, "Facet: A Procedure for the Automated Synthesis of Digital Systems, " Proceedings of the 20th Design Automation Conference, pp. 490-496 ACM and IEEE, (1983).
6. L. J. Hafer and A. C. Parker, "Register-Transfer Level Digital Design Automation: The Allocation Process, " Proceedings of the 15th Design Automation Conference, pp. 213-219 ACM and IEEE, (June, 1978).
7. D. E. Thomas, C. Y. Hitchcock III, T. J. Kowalski, J. V. Rajan, and R. Walker, "Automatic Data Path Synthesis, " Computer 16(12) pp. 59-70 (December, 1983).
8. G. Zimmernamm, "MDS-The Mimola Design Method, " Journal of Digital Systems 4(3) pp. 337-369 (1980).
9. D. Knapp, J. Granacki, and A. C. Parker, "An Expert Synthesis System, " Proceedings of the International Conference on Computer-aided Design, pp. 419-24 ACM and IEEE, (September, 1984).
10. J. R. Southard, "MacPitts: An Approach to Silicon Compilation, " Computer 16(12) pp. 74-82 (December, 1983).
11. M. R. Barbacci and D. P. Siewiorek, The Dctign and Analysis of Instruction Set Processor∗, McGraw-Hill, New York (1982).
12. W. H. Wolf, "Fred: A Procedural Database for VLSI Design, " Proceedings of the iSd Design Automation Conference, ACM/IEEE, (June, 1986).
13. T. J. Kowalski, D. J. Geiger, W. H. Wolf, and W. Fichtner, "The VLSI Design Automation Assistant: From Algorithms To Silicon, " Design and Test of Computers 2(4) pp. 33-43 (August, 1985).
14. W. Wolf, J. Newkirk, R. Mathews, and R. Dutton, "Dumbo, A Schematic-to-Layout Compiler, " Third Caltech Conference on VLSI, pp. 379-394 (March, 1983).
15. R. Mathews, J. Newkirk, and P. Eichenberger, "A Target Language for Silicon Compilers, " Compcon Proceedings, pp. 349-353 (Spring 1982).
16. T. J. Kowalski and D. E. Thomas, "The VLSI Design Automation Assistant: An IBM System/370 Design, " Design and Test of Computers 1(1) pp. 60-69 (February, 1984).
17. M. C. McFarland, "The VT: A Database for Automated Digital Design, " DRC-01-4-80, Design Research Center, Carnegie-Mellon University (December, 1978).
18. M. C. McFarland, "Computer-Aided Partitioning of Behavioral Hardware Descriptions, " Proceedings of the Twentieth Design Automation Conference, pp. 472-478 (June, 1983).
19. S. C. Johnson, "Hierarchical Clustering Schemes, " Psychome-trika 32(3) pp. 241-254 (September, 1967).
20. S. Davidson, D. Landskov, B. D. Shriver, and P. W. Mallett, "Some experiments in local microcode compaction for horizontal machines, " IEEE Transactions on Computers C-30(7) pp. 460-477 (July, 1981).
21. A. E. Dunlop and B. W. Kernighan, "A Procedure for Placement of Standard-Cell VLSI Circuits, " IEEE Transaction∗ on Computer-Aided Design CAD-4(1) pp. 92-98 (January, 1985).
22. CM. Fiduccia and R. M. Mattheyses, "A linear-Time Heuristic for Improving Network Partitions, " Proceedings of the 19th Design Automation Conference, pp. 175-181 IEEE, (June, 1982).
23. B. W. Kernighan and S. Lin, "An Efficient Heuristic Procedure for Partitioning Graphs, " Bell Systems Technical Journal 49 (1982).
24. D. P. LaPotin and S. W. Director, "Mason, A Global Floor-Planning Tool, " Proceedings of the IEEE International Conference on Computer-Aided Dctign, pp. 143-145 IEEE, (1985).
25. M. M. Mano, Computer System Architecture, Prentice Hall, Englewood Cliffs, NJ (1976).