Designing Efficient Input Interconnect Blocks for LUT Clusters Using Counting and Entropy

ACM Transactions on Reconfigurable Technology and Systems

Volumn 1, Issue 1, 2008, Pages 1-28

  Feng, Wenyi ^a   Kaptanoglu, Sinan ^a  

^a Actel Corp   (United States)

Author keywords

cluster; counting; Design; entropy; FPGAs; interconnect; LUT; PLDs; Theory

Indexed keywords

EID: 85024265847     PISSN: 19367406     EISSN: 19367414     Source Type: Journal    
DOI: 10.1145/1331897.1331902     Document Type: Article

References (13)

1. Ahmed, E., Rose, J., 2004. The effect of LUT and cluster size on deep-submicron FPGA performance and density.IEEE Trans. on VLSI, 12, 288-298.
2. Betz, V., Rose, J., Marquardt, A., 1999.Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic, Norwell, MA. ACM Transactions on Reconfigurable Technology and Systems, Vol. 1, No. 1, Article 6, Pub. date: March 2008.
3. Brualdi, R. A., 1998.Introductory Combinatorics. Prentice Hall, Englewood Cliffs, NJ.
4. Chang, Y., Wong, D. F., Wong, C. K., 1996. Universal switch modules for FPGA design. ACM Trans. Des. Automat. Electron. Syst. 1, 80-101.
5. Cover, T., Thomas, J., 1991.Elements of Information Theory, Wiley, Hoboken, NJ.
6. Dehon, A., 1996. Entropy, counting, and programmable interconnect. In Proceedings of the International Symposium on Field Programmable Gate Arrays (FPGA 1996), 73-79.
7. Feng, W., Greene, J., 2006. Post-placement interconnect entropy: How many configuration bits does a programmable logic device need? In Proceedings of the System-Level Interconnect Prediction (SLIP 2006), 41-48.
8. Hutton, M., 2001. Interconnect prediction for PLDs. In Proceedings of the System-Level Interconnect Prediction (SLIP 2001), 125-131.
9. Lemieux, G., Lee, E., Tom, M., Yu, A., 2004. Directional and single-driver wires in FPGA interconnect. In Proceedings of the International Conference on Field-Programmable Technology (FPT 2004), 41-48.
10. Lemieux, G., Lewis, D., 2004.Design of Interconnection Networks for Programmable Logic. Kluwer Academic Publishers, Norwell, MA.
11. Leventis, P., Chan, M., Lewis, D., Nouban, B., Powell, G., Vest, B., Wong, M., Xia, R., Costello, J., 2003. Cyclone: A low-cost, high-performance FPGA. In Proceedings of the IEEE 2003 Custom Integrated Circuits Conference (CICC 2003). 49-52.
12. Lewis, D., Ahmed, E., Baeckler, G., Betz, V., Bourgeault, M., Cashman, D., Galloway, D., Hutton, M., Lane, C., Lee, A., Leventis, P., Marquardt, S., Mcclintock, C., Padalia, K., Pedersen, B., Powell, G., Ratchev, B., Reddy, S., Schleicher, J., Stevens, K., Yuan, R., Cliff, R., Rose, J., 2003. The Stratix logic and routing architecture. In Proceedings of the International Symposium on Field Programmable Gate Arrays (FPGA 2003), 12-20.
13. Shannon, C. E., 1950. Memory requirements in a telephone exchange. In Bell Syst. Techn. J. 29 343-349.