VCAT: Dynamic cache management using CAT virtualization

Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium, RTAS

Volumn , Issue , 2017, Pages 211-222

  Xu, Meng ^a   Phan, Linh Thi Xuan ^a   Choi, Hyon Young ^a   Lee, Insup ^a  

^a UNIVERSITY OF PENNSYLVANIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARKING; INTERFERENCE SUPPRESSION; VIRTUAL REALITY;

DYNAMIC ALLOCATIONS; DYNAMIC MANAGEMENT; EVALUATION RESULTS; MEMORY VIRTUALIZATION; PROTOTYPE IMPLEMENTATIONS; SHARED CACHE MANAGEMENTS; SYNTHETIC WORKLOADS; SYSTEM UTILIZATION;

VIRTUALIZATION;

EID: 85021819411     PISSN: 15453421     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RTAS.2017.15     Document Type: Conference Paper

References (32)

1. Cache monitoring technology and cache allocation technology. https://github.com/01org/intel-cmt-cat. Accessed: 2015-11-19.
2. MSR-tools. https://01.org/msr-tools. Accessed: 2016-02-01.
3. S. Altmeyer and C. Burguiere. A new notion of useful cache block to improve the bounds of cache-related preemption delay. In ECRTS, 2009.
4. A. Bastoni, B. B. Brandenburg, and J. H. Anderson. Cache-Related Preemption and Migration Delays: Empirical Approximation and Impact on Schedulability. In OSPERT 2010, Brussels, Belgium, 2010.
5. C. Bienia, S. Kumar, J. P. Singh, and K. Li. The PARSEC benchmark suite: Characterization and architectural implications. In PACT, 2008.
6. B. B. Brandenburg. Scheduling and locking in multiprocessor real-time operating systems. PhD thesis, The University of North Carolina at Chapel Hill, 2011.
7. B. B. Brandenburg and J. H. Anderson. Feather-trace: A light-weight event tracing toolkit, 2007.
8. M. Caccamo, M. Cesati, R. Pellizzoni, E. Betti, R. Dudko, and R. Mancuso. Real-time cache management framework for multi-core architectures. In RTAS, 2013.
9. A. M. Dani, B. Amrutur, and Y. N. Srikant. Toward a scalable working set size estimation method and its application for chip multiprocessors. IEEE Transactions on Computers, 63(6):1567-1579, June 2014.
10. L. Funaro, O. A. Ben-Yehuda, and A. Schuster. Ginseng: Market-driven llc allocation. In USENIX ATC, 2016.
11. X. Jin, H. Chen, X. Wang, Z. Wang, X. Wen, Y. Luo, and X. Li. A simple cache partitioning approach in a virtualized environment. In ISPA, 2009.
12. S. Kato, Y. Ishikawa, and R. R. Rajkumar. CPU scheduling and memory management for interactive real-time applications. Real-Time Syst., 47(5):454-488, Sept. 2011.
13. D. Kim, H. Kim, N. S. Kim, and J. Huh. vCache: Architectural support for transparent and isolated virtual LLCs in virtualized environments. In MICRO, 2015.
14. H. Kim, A. Kandhalu, and R. R. Rajkumar. A coordinated approach for practical OS-level cache management in multi-core real-time systems. In ECRTS, 2013.
15. H. Kim and R. R. Rajkumar. Real-time cache management for multicore virtualization. In EMSOFT, 2016.
16. N. Kim, B. C. Ward, M. Chisholm, C. Y. Fu, J. H. Anderson, and F. D. Smith. Attacking the one-out-of-m multicore problem by combining hardware management with mixed-criticality provisioning. In RTAS, 2016.
17. J. Liedtke, H. Haertig, and M. Hohmuth. OS-controlled cache predictability for real-time systems. In RTAS, 1997.
18. F. Liu, Q. Ge, Y. Yarom, F. Mckeen, C. Rozas, G. Heiser, and R. B. Lee. Catalyst: Defeating last-level cache side channel attacks in cloud computing. In HPCA, 2016.
19. F. Liu, Y. Yarom, Q. Ge, G. Heiser, and R. B. Lee. Last-level cache side-channel attacks are practical. In S&P, 2015.
20. A. Marchand, P. Balbastre, I. Ripoll, M. Masmano, and A. Crespo. Memory resource management for real-time systems. In ECRTS, 2007.
21. F. Mueller. Compiler support for software-based cache partitioning. In LCTES, 1995.
22. L. T. X. Phan, M. Xu, J. Lee, I. Lee, and O. Sokolsky. Overhead-aware compositional analysis of real-time systems. In RTAS, 2013.
23. P. K. Valsan, H. Yun, and F. Farshchi. Taming non-blocking caches to improve isolation in multicore real-time systems. In RTAS, 2016.
24. X. Wang, X. Wen, Y. Li, Z. Wang, Y. Luo, and X. Li. Dynamic cache partitioning based on hot page migration. Frontiers of Computer Science, 6(4):363-372, 2012.
25. B. Ward, J. Herman, C. Kenna, and J. Anderson. Making shared caches more predictable on multicore platforms. In ECRTS, 2013.
26. S. Xi, M. Xu, C. Lu, L. T. X. Phan, C. Gill, O. Sokolsky, and I. Lee. Real-time multi-core virtual machine scheduling in xen. In EMSOFT, 2014.
27. M. Xu, L. T. X. Phan, H.-Y. Choi, and I. Lee. Analysis and implementation of global preemptive fixed-priority scheduling with dynamic cache allocation. In RTAS, 2016.
28. M. Xu, L. T. X. Phan, I. Lee, O. Sokolsky, S. Xi, C. Lu, and C. Gill. Cache-aware compositional analysis of real-time multicore virtualization platforms. In RTSS, 2013.
29. Y. Ye, R. West, Z. Cheng, and Y. Li. Coloris: A dynamic cache partitioning system using page coloring. In PACT, 2014.
30. Y. Ye, R. West, J. Zhang, and Z. Cheng. Maracas: A real-time multicore vcpu scheduling framework. In RTSS, 2016.
31. W. Zhao, X. Jin, Z. Wang, X. Wang, Y. Luo, and X. Li. Low cost working set size tracking. In USENIX ATC, 2011.
32. H. Zhu and M. Erez. Dirigent: Enforcing QoS for latency-critical tasks on shared multicore systems. In ASPLOS, 2016.