메뉴 건너뛰기




Volumn 64, Issue 4, 2001, Pages 5-

Topology of technology graphs: Small world patterns in electronic circuits

Author keywords

[No Author keywords available]

Indexed keywords


EID: 85020820338     PISSN: 1063651X     EISSN: None     Source Type: Journal    
DOI: 10.1103/PhysRevE.64.046119     Document Type: Article
Times cited : (18)

References (29)
  • 1
    • 85035274078 scopus 로고    scopus 로고
    • D. J. Watts, Small-Worlds: the Dynamics of Networks Between Order of Randomness Princeton Studies in Complexity (Princeton University Press, Princeton, 1999)
    • D. J. Watts, Small-Worlds: the Dynamics of Networks Between Order of Randomness, Princeton Studies in Complexity (Princeton University Press, Princeton, 1999).
  • 12
    • 85035293991 scopus 로고    scopus 로고
    • R. V. Solé and J. M. Montoya, Proc. R. Soc. London (to be published)
    • R. V. Solé and J. M. Montoya, Proc. R. Soc. London (to be published).
  • 13
    • 85035286910 scopus 로고    scopus 로고
    • J. Theor. Biol. (to be published)
    • J. M. Montoya and R. V. Solé, J. Theor. Biol. (to be published).
    • Montoya, J.M.1    Solé, R.V.2
  • 14
    • 85035297665 scopus 로고    scopus 로고
    • Proc. R. Soc. London (to be published)
    • R. F. i Cancho and R. V. Solé, Proc. R. Soc. London (to be published).
    • Cancho, R.F.i.1    Solé, R.V.2
  • 17
    • 85035260636 scopus 로고    scopus 로고
    • E. Gutiérrez, Ph.D. thesis, University of Barcelona, 1981
    • E. Gutiérrez, Ph.D. thesis, University of Barcelona, 1981.
  • 19
    • 85035264299 scopus 로고    scopus 로고
    • AT&T Bell Laboratories, NEATO, http://www.research.att.com/sw/tools/graphviz
    • AT&T Bell Laboratories, NEATO, http://www.research.att.com/sw/tools/graphviz.
  • 20
    • 85035271011 scopus 로고    scopus 로고
    • Avaliable at http://www.cbl.ncsu.edu/CBL_Docs/iscas89.html and http://www.cad.polito.it/tools/itc99.html, respectively. Circuits containing errors or not being connected were excluded
    • Avaliable at http://www.cbl.ncsu.edu/CBL_Docs/iscas89.html and http://www.cad.polito.it/tools/itc99.html, respectively. Circuits containing errors or not being connected were excluded.
  • 21
    • 85035268365 scopus 로고    scopus 로고
    • These results where confirmed by using the cummulative distribution, i.e., (Formula presented)
    • These results where confirmed by using the cummulative distribution, i.e., (Formula presented).
  • 25
    • 0004837437 scopus 로고
    • Princeton University Press, Princeton, edited by C. E. Shannon and J. McCarthy
    • J. von Neumann, in Automata Studies, edited by C. E. Shannon and J. McCarthy (Princeton University Press, Princeton, 1956).
    • (1956) Automata Studies
    • von Neumann, J.1
  • 26
    • 29444443256 scopus 로고
    • edited by M. C. Yovits and S. Cameron
    • W. S. McCulloch, in Self-Organizing Systems, edited by M. C. Yovits and S. Cameron (Pergamon Press, New York, 1960), pp. 264–281.
    • (1960) Self-Organizing Systems , pp. 264-281
    • McCulloch, W.S.1
  • 27
    • 0030768471 scopus 로고    scopus 로고
    • G. Taubes, Science 227, 1931 (1997).
    • (1997) Science , vol.227 , pp. 1931
    • Taubes, G.1
  • 28
    • 85035268220 scopus 로고    scopus 로고
    • Evolvable Systems: From Biology to Hardware, edited by J. M. et al., Lecture Notes in Computer Science, Vol. 181 (Springer, Berlin, 2000)
    • Evolvable Systems: From Biology to Hardware, edited by J. M. et al., Lecture Notes in Computer Science, Vol. 181 (Springer, Berlin, 2000).
  • 29
    • 85035269175 scopus 로고    scopus 로고
    • An example of evolvable hardware is an adaptive configurable electronic circuit, such as a field programmable gate array (FPGA). An FPGA is an array of logic blocks (analogous to cells) placed in an infrastructure of interconnections, which are programmed at three distinct levels: the function of the logic cells, the interconnections between cells, and the inputs and outputs to the system. FPGA’s exhibit an online adaptation by configuring their architecture dynamically and autonomously
    • An example of evolvable hardware is an adaptive configurable electronic circuit, such as a field programmable gate array (FPGA). An FPGA is an array of logic blocks (analogous to cells) placed in an infrastructure of interconnections, which are programmed at three distinct levels: the function of the logic cells, the interconnections between cells, and the inputs and outputs to the system. FPGA’s exhibit an online adaptation by configuring their architecture dynamically and autonomously.


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.