Wave pipelining for majority-based beyond-CMOS technologies

Proceedings of the 2017 Design, Automation and Test in Europe, DATE 2017

Volumn , Issue , 2017, Pages 1306-1311

  Zografos, O ^a,b   De Meester, A ^b   Testa, E ^c   Soeken, M ^c   Gaillardon, P E ^d   De Micheli, G ^c   Amaru L ^e   Raghavan, P ^a   Catthoor, F ^a,b   Lauwereins, R ^a,b  

^a IMEC   (Belgium)

^b UNIVERSITY OF LEUVEN   (Belgium)

^c EPFL   (Switzerland)

^d UNIVERSITY OF UTAH   (United States)

^e SYNOPSYS INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CELLULAR AUTOMATA; CMOS INTEGRATED CIRCUITS; SEMICONDUCTOR QUANTUM DOTS; SPIN WAVES; THROUGHPUT;

AREA RATIOS; BEYOND CMOS; MODELS AND ALGORITHMS; NANOMAGNETIC LOGIC (NML); OPTIMIZATION ALGORITHMS; QUANTUM-DOT CELLULAR AUTOMATA; WAVE-PIPELINING; WEAK POINTS;

OPTIMIZATION;

EID: 85020232473     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.23919/DATE.2017.7927195     Document Type: Conference Paper

References (32)

1. G.E. Moore, Cramming more components onto integrated circuits, Electronics 38, 114 (1965).
2. V.V. Zhirnov et al., Limits to binary logic switch scaling-A gedanken model, Proc. of IEEE 9, 1934 (2003).
3. D.E. Nikonov et al., Overview of beyond-CMOS devices and a uniform methodology for their benchmarking, Proc. of IEEE 101, 2498 (2013).
4. J.A. Hutchby et al., Extending the road beyond CMOS, IEEE Circuits and Devices Magazine 18, 18 (2002).
5. Y.M. Lin et al., High-performance carbon nanotube field-effect transistor with tunable polarities, IEEE Transactions Nanotechnol. 4:5, 481, (2005).
6. H. Yang et al., Graphene barristor, a triode device with a gate-controlled schottky barrier, Science 336, 1140, (2012).
7. C.S. Lent et al., Quantum cellular automata, Nanotechnology 4:1, 49, (1993).
8. A. Khitun et al., Non-volatile magnonic logic circuits engineering, Journal of Applied Physics 110:3, 034306, (2011).
9. B. Behin-Aein et al., Proposal for an all-spin logic device with built-in memory, Nature Nanotechnology 5:4 266, (2010).
10. R.P. Cowburn et al., Room temperature magnetic quantum cellular automata, Science 287:5457, 1466, (2000).
11. G. Csaba et al., Nanocomputing by field-coupled nanomagnets, IEEE Transactions Nanotechnol. 1:4, 209, (2002).
12. C.S. Lent et al., A device architecture for computing with quantum dots, Proceedings of the IEEE 85:4, 541, (1997).
13. J. Atulasimha et al., Bennett clocking of nanomagnetic logic using multiferroic single-domain nanomagnets, Applied Physics Letters 97:17, 173105, (2010).
14. L. Amarù et al., Majority-Inverter Graph: A Novel Data-Structure and Algorithms for Efficient Logic Optimization, IEEE/ACM Design Automation Conference, (2014).
15. L. Amarù et al., Boolean logic optimization in majority-inverter graphs IEEE/ACM Design Automation Conference, (2015).
16. L. Amarù et al., Majority-Inverter Graph: A New Paradigm for Logic Optimization, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 35:5, 806, (2016).
17. L.W. Cotten, Maximum rate pipelined systems, AFPIS Spring Joint Computer Conference, (1969).
18. W.P. Burleson et al., Wave-pipelining: a tutorial and research survey, IEEE Transactions on VLSI systems 6:3, 464, (1998).
19. J. Von Neumann, Non-linear capacitance or inductance switching, amplifying, and memory organs, US Patent 2,815,488, (1957).
20. E. Testa et al., Inversion Optimization in Majority-Inverter Graphs, IEEE/ACM Nanoscale Architectures (NANOARCH) Symposium, (2016).
21. O. Zografos et al., System-level assessment and area evaluation of Spin Wave logic circuits, IEEE/ACM Nanoscale Architectures (NANOARCH) Symposium, (2014).
22. O. Zografos et al., Design and benchmarking of hybrid CMOS-Spin Wave Device Circuits compared to 10nm CMOS, IEEE Conference on Nanotechnology, (2015).
23. S. Dutta et al., Non-volatile clocked spin wave interconnect for beyond-CMOS nanomagnet pipelines, Scientific Reports 5, (2015).
24. S. Breitkreutz et al., Experimental demonstration of a 1-bit full adder in perpendicular nanomagnetic logic, IEEE Transactions on Magnetics 49:7, 4464, (2013).
25. L.W. Cotten, Circuit implementation of high-speed pipeline systems, Proceedings of the Fall Joint Computer Conference, (1965).
26. M.J. Flynn, Very high-speed computing systems, Proceedings of the IEEE 54:12, 1901, (1966).
27. D.C. Wong et al., A bipolar population counter using wave pipelining to achieve 2.5?normal clock frequency, IEEE Journal of solid-state circuits 27:5, 745, (1992).
28. M.E. Litvin et al., Wave pipelining using self reset logic, VLSI Design 2:6, (2008).
29. D.C. Wong et al., Designing high-performance digital circuits using wave pipelining: Algorithms and practical experiences, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 12:1, 25, (1993).
30. W. Liu et al., A 250-MHz wave pipelined adder in 2-m CMOS, IEEE Journal of Solid-State Circuits 29:9, 1117, (1994).
31. N. Onizawa et al., A sudden power-outage resilient nonvolatile microprocessor for immediate system recovery, IEEE Conference on Nanotechnology, (2015).
32. M. Natsui et al., Nonvolatile logic-in-memory array processor in 90nm MTJ/MOS achieving 75% leakage reduction using cycle-based power gating, IEEE International Solid-State Circuits Conference, (2013).