Energy-Aware Design of Embedded Memories: A Survey of Technologies, Architectures, and Optimization Techniques

ACM Transactions on Embedded Computing Systems

Volumn 2, Issue 1, 2003, Pages 5-32

  Benini, Luca ^a   Macii, Alberto ^b   Poncino, Massimo ^c  

^a UNIVERSITY OF BOLOGNA   (Italy)

^b POLITECNICO DI TORINO   (Italy)

^c UNIVERSITY OF VERONA   (Italy)

Author keywords

Design; embedded memories; Embedded systems; integration; memories; nonvolatile; Performance; system on a chip; volatile

Indexed keywords

EID: 85015962264     PISSN: 15399087     EISSN: 15583465     Source Type: Journal    
DOI: 10.1145/605459.605461     Document Type: Article

References (73)

1. Agarwal, A. and Pudar, S. D. 1993. Column-associative caches: A technique for reducing the miss rate of direct-mapped caches. In ISCA-93: ACM/IEEE International Symposium on Computer Architecture (San Diego, CA, May), 179-180
2. Agawa, K., Hara, H., Takayanagi, T., and Kuroda, T. 2001. A bitline leakage compensation scheme for low-voltage SRAMs. IEEE J. Solid-State Circuits 36, 5, 726-734
3. Amrutur, B. and Horowitz, M. 1998. A replica technique for wordline and sense control in low-power SRAMs. IEEE J. Solid-State Circuits 32, 8, 1208-1219
4. Amrutur, B. and Horowitz, M. 2000. Speed and power scaling of SRAMs. IEEE J. Solid State Circuits 34, 2, 175-185
5. Bahar, R. I., Albera, G., and Manne, S. 1998. Power and performance tradeoffs using various caching strategies. In ISLPED-98: ACM/IEEE International Symposium on Low Power Electronics and Design (Monterey, CA, Aug.), 64-69
6. Bajwa, R. S., Hiraki, M., Kojima, H., Gorny, D. J., Nitta, K., Shridhar, A., Seki, K., and Sasaki, K. 1998. Instruction buffering to reduce power in processors for signal processing. IEEE Trans. VLSI Syst. 5, 4 (Dec.), 417-424
7. Benini, L., Macii, A., Macii, E., and Poncino, M. 1999. Selective instruction compression for memory energy reduction in embedded systems. In ISLPED-99: ACM/IEEE International Symposium on Low Power Electronics and Design (San Diego, CA, Aug.), 206-211
8. Benini, L., Macii, A., and Poncino, M. 2002. Memory Design Techniques for Low-Energy Embedded Systems, Kluwer, Dordrecht
9. Borgatti, M., et al. 2001. A 64-Min single-chip voice recorder/player using embedded 4-b/cell FLASH memory. IEEE J. Solid-State Circuits 36, 3, 516-521
10. Burger, D. C. 1998. Hardware techniques to improve the performance of the processor/memory interface, Ph.D. dissertation, Univ. of Wisconsin-Madison
11. Burger, D. C., Goodman, J. R., and Kagle, A. 1997. Limited bandwidth to affect processor design. IEEE Micro 17, 6, 55-62
12. Cappelletti, P., Golla, C., Olivo, P., and Zanoni, E. 1999. Flash Memories, Kluwer, Dordrecht
13. Chandrakasan, A., Bowhill, W., and Fox, F. 2001. Design of High-Performance Microprocessor Circuits, IEEE Press, New York
14. Clerc, S., Dufourt, D., and Zangara, L. 1999. High flexibility CMOS SRAM generator using multiplan architecture. In IEEEASIC/SOC Conference, 414-417
15. Coumeri, S. L. 1999. Modeling memory organizations for the synthesis of low power systems, Ph.D. dissertation, EE and CS Dept., Carnegie Mellon Univ
16. Coumeri, S. L. and Thomas, D. E. 1998. Memory modeling for system synthesis. In ISLPED-98: ACM/IEEE International Symposium on Low Power Electronics and Design (Monterey, CA, Aug.), 179-184
17. Dipert, B. 2001a. Exotic memories. EDN Mag. (Apr.)
18. Dipert, B. 2001b. Banish bad memories. EDN Mag. (Nov.)
19. Farrahi, A., Tellez, G., and Sarrafzadeh, M. 1995. Memory segmentation to exploit sleep mode operation. In DAC-32: ACM/IEEE Design Automation Conference (San Francisco, CA, June), 36-41
20. Fisk, B. R. and Bahar, R. I. 1999. The non-critical buffer: using load latency tolerance to improve data cache efficiency. In ICCD-99: IEEE International Conference on Computer Design (Austin, TX, Oct.), 538-545
21. Frank, D., Dennard, R., Novak, E., Solomon, P., Taur, Y., and Wong, H. S. 2001. Device scaling limits of Si MOSFETs and their application dependencies. Proc. IEEE 89, 3, 259-288
22. Glaskowsky, P. 1999. MoSys explains 1T-SRAM technology, Microprocess. Rep. 13, 12
23. Gonzalez, A., Aliagas, C., and Valero, M. 1995. A data-cache with multiple caching strategies tuned to different types of locality. In ICS-95: ACM International Conference on Supercomputing (Barcelona, Spain, July), 338-347
24. Grun, P., Dutt, N., and Nicolau, A. 2001. Access pattern based local memory customization for low-power embedded systems. In DATE-01: IEEE Design Automation and Test in Europe (Munich, Germany, March), 778-784
25. Hall, E. and Costakis, G. 2001. Developing a design methodology for embedded memories. ISD Mag. (Jan.)
26. Horiguchi, M., et al. 1991. Dual-regulator dual-decoding-trimmer DRAM voltage limiter for burn-in tests. IEEE J. Solid-State Circuits 26, 11, 1544-1549
27. Ishihara, T. and Yasuura, H. 2000. A power reduction technique with object code merging for application specific embedded processors. In DATE'00: Design Automation and Test in Europe (Paris, France, Mar.), 617-623
28. Itoh, K. 1990. Trends in megabit DRAM circuit design. IEEE J. Solid-State Circuits 25, 778-789
29. Itoh, K., Sasaki, K., and Nakagome, Y. 1995. Trends in low-power RAM circuit technologies. Proc. IEEE 83, 4, 524-543
30. John, L. K. and Subramanian, A. 1997. Design and performance evaluation of a cache assist to implement selective caching. In ICCD-97: IEEE International Conference on Computer Design (Austin, TX, Oct.), 510-518
31. Jouppi, N. 1990. Improving direct-mapped cache performance by the addition of a small fully-associative cache and pre-fetch buffer. In ISCA-90: ACM/IEEE International Symposium on Computer Architecture (Seattle, WA, May), 364-373
32. Juan, T., Lang, T., Navarro, J. J. 1997. Reducing TLB power requirements. In ISLPED-97: ACM/IEEE International Symposium on Low Power Electronics and Design (Monterey, CA, Aug.) 196-201
33. Kamble, M. B. and Ghose, K. 1997. Analytical energy dissipation models for low-power caches. In ISLPED-97: ACM/IEEE International Symposium on Low Power Electronics and Design (Monterey, CA, Aug.), 143-148
34. Keitel-Schulz, D. and Wehn, N. 2001. Embedded DRAM development: Technology, physical design and application issues. IEEE Des. Test Comput. 18, 3, 7-15
35. Kimura, K., et al. 1986. Power reduction technique in megabit DRAM's. IEEE J. Solid-State Circuits 21, 381-389
36. Kin, J., Gupta, M., and Mangione-Smith, W. 1997. The filter cache: An energy efficient memory structure. In MICRO-30: Annual IEEE/ACM International Symposium on Microarchitecture (Research Triangle Park, NC, Dec.) 184-193
37. Ko, U., Balsaha, P. T., and Nanda, A. K. 1998. Energy optimization of multilevel cache architectures for RISC and CISC processors. IEEE Trans. VLSI Syst. 6, 2 (June), 299-308
38. Kunimatsu, A., et al. 2000. Vector unit architecture for emotion synthesis. IEEE Micro 20, 2, 40-47
39. Lala, P. 2001. Self-Checking and Fault-Tolerant Digital Design, Morgan-Kaufmann, SanMateo, CA
40. Lee, H. S. and Tyson, G. S. 2000. Region-based baching: An energy-delay efficient memory architecture for embedded processors. In IEEE International Conference on Compilers, Architecture and Synthesis for Embedded Systems (Nov.), 120-127
41. Lekatsas, H. and Wolf, W. 2000. Code compression for low power embedded systems. In DAC-37: ACM/IEEE Design Automation Conference (Los Angeles, CA, June), 294-299
42. Liao, S. Y., Devadas, S., and Keutzeh, K. 1998. Code density optimization for embedded DSP processors using data compression techniques. IEEE Trans. CAD/ICAS 17, 7 (July), 601-608
43. Lu, N. C. C. and Chao, H. 1984. Half-VDD bit line sensing scheme in CMOS DRAM. IEEE J. Solid-State Circuits 19, 451-454
44. Mai, K., Mohi, T., Amhutuh, B., Ho, H., Wilbuhn, B., and Horowitz, M. 1998. Low-power SHAM design usig half-swing pulse-mode techniques. IEEE J. Solid-State Circuits 33, 1659-1671
45. Milutinovic, V., Mahkovic, B., Tomasevic, M., and Themblay, M. 1996. The split temporal/spatial cache: A complexity analysis. In SCIzzL-6 Workshop (Santa Clara, CA, Sept.), 89-96
46. Minato, O., et al. 1984. A 20ns 64K CMOS HAM. ISSCC Dig. Tech. Papers (Feb.), 222-223
47. Nachtergaele, L., Catthoor, F., and Kulkarni, C. 2001. Random-access data storage components in customized architectures. IEEE Des. Test Comput. 18, 3, 40-54
48. Nemati, F. and Plummer, J. 1998. A novel, high density, low voltage SRAM cell with a vertical NDR device. In IEEE Symposium on VLSI Technology, 66-67
49. Panda, P. H., Catthor, F., Dutt, N. D., Danckaert, K., Brockmeyer, E., Kulkarni, C., Vandercappele, A., and Kjeldsberg, P. G. 2001. Data and memory optimization techniques for embedded systems. ACM Trans. Des. Autom. Electron. Syst. 6, 2 (April), 149-206
50. Panda, P. and Dutt, N. 1999. Memory Issues in Embedded Systems-on-Chip Optimization and Exploration, Kluwer, Dordrecht
51. Panda, P., Dutt, N., and Nicolau, A. 2001. On-chip vs. off-chip memory: The data partitioning problem in embedded processor-based systems. ACM Trans. Des. Autom. Electron. Syst. 5, 3, (July), 682-704
52. Pedram, M. and Habaey, J. Power Aware Design Methodologies, Kluwer, Dordrecht
53. Powell, M., Yang, S. H., Falsafi, B., Hou, K., and Vijaykumar, N. 2001. Reducing leakage in a high-performance deep-submicron instruction cache. IEEE Trans. VLSI Syst. 9, 1 (Feb.), 77-89
54. Hajsuman, H. 2001. Design and test of large embedded memories: An overview. IEEE Des. Test Comput. 18, 3, 16-27
55. Sarhazin, D. and Malek, M. 1984. Fault-tolerant semiconductor memories. IEEE Comput. 17, 8, 49-56
56. Sasaki, K., et al. 1989. A 9-ns 1-Mbit CMOS HAM. IEEE J. Solid-State Circuits 24, 1219-1225
57. Schober, V., Paul, S., and Picot, O. 2001. Memory built-in self-repair using redundant words. In International Test Conference, 995-1001
58. Seznec, A. 1993. A case for two-way skewed-associative caches. In ISCA-93: ACM/IEEE International Symposium on Computer Architecture (San Diego, CA, May), 169-178
59. Shiue, W. and Chakrabarti, C. 1999. Memory exploration for low power, embedded systems. In DAC-36: ACM/IEEE Design Automation Conference (New Orleans, LA, June), 140145
60. Strauss, K. and Daud, T. 2000. Overview of radiation tolerant unlimited write cycle non-volatile memory. In IEEE Aereospace Conference (Mar), 399-408
61. Su, C. L. and Despain, A. M. 1995. Cache design trade-offs for power and performance optimization: A case study. In ISLPD-95: ACM/IEEE International Symposium on Low Power Design (Dana Point, CA, Apr.), 63-68
62. Suzuoki, M., et al. 1999. A microprocessor with a 128-bit CPU, ten floating-point MACs, four floating-point dividers and an MPEG-2 decoder. IEEE J. Solid-State Circuits 34, 11, 1608-1618
63. Takahashi, M., et al. 2000. A 60-MHz 240-mW MPEG-4 videophone LSI with 16-Mb embedded DRAM. IEEE J. Solid-State Circuits 35, 11, 1713-1721
64. Takasu, H. 2001. Ferroelectric memories and their applications. Microelectron. Eng. 59, 237-246
65. Tanaka, H., et al. 1992. Stabilization of voltage limiter circuit for high-density DRAM's using pole-zero compensation. IEICE Trans. Electron. E75-C, 1 (Nov.), 1333-1343
66. Tang, W., Gupta, R., and Nicolau, A. 2002. Power savings in embedded processors through decode file cache. In DATE'02: Design and Test in Europe (Paris, France, Mar.), 443-448
67. Usami, K. and Kawabe, N. 2000. Low-power technique for on-chip memory using biased partitioning and access concentration. In IEEE Custom Integrated Circuits Conference (May), 214-220
68. Walsh, S. J. and Board, J. A. 1995. Pollution control caching. In ICCD-95: IEEE International Conference on Computer Design (Austin, TX, Oct.), 300-306
69. Watanabe, T., Fujita, R., and Yanagisawa, K. 1997. Low-power and high-speed advantages of DRAM-logic integration for multimedia systems. IECE Trans. Electron. E80-C, 12, 1523-1531
70. White, M., Adams, D., and Bu, J. 2000. On the go with SONOS. IEEE Circuits Devices 16, 4, 22-31
71. Yang, J., Zhang, Y., and Gupta, R. 2000. Frequent value compression in data caches. In MICRO-33: IEEE/ACM 33d International Symposium on Microarchitecture (Monterey, CA, Dec.), 258-265
72. Yoshida, Y., Song, B., Okuhata, H., Onoye, T., and Shirakawa, I. 1997. An object code compression approach to embedded processors. In ISLPED-97: ACM/IEEE International Symposium on Low Power Electronics and Design. (Monterey, CA, Aug.), 265-268
73. Zorian, Y. 2000. Yield improvement and repair trade-off for large embedded memories. IEEE Des. Test Eur. 69-70