Dynamic Adaptation for Fault Tolerance and Power Management in Embedded Real-Time Systems

ACM Transactions on Embedded Computing Systems

Volumn 3, Issue 2, 2004, Pages 336-360

  Zhang, Ying ^a   Chakrabarty, Krishnendu ^a  

^a Duke University   (United States)

Author keywords

Algorithm; Checkpointing; dynamic voltage scaling; Performance

Indexed keywords

EID: 85013138265     PISSN: 15399087     EISSN: 15583465     Source Type: Journal    
DOI: 10.1145/993396.993402     Document Type: Article

References (22)

1. Bahbha, N., Telch, J., Zitzler, E., 2001. Hybrid global/local search strategies for DVS in embedded microprocessors. In Proceedings of the International Symposium on Hardware/Software Codesign, 243-248.
2. Benini, L., Micheli, G. D., 1998.Dynamic Power Management: Design Techniques and CAD Tools. Kluwer Academic Publishers, Norwell, MA.
3. Bettati, R., Bowen, N. S., Chung, J. Y., 1992. Checkpointing imprecise computation. In Proceedings of the IEEE Workshop on Imprecise and Approximate Computation. 45-49.
4. Bushnell, M. L., Agrawal, V. D., 2000.Essentials of Electronic Testing. Kluwer Academic Publishers, Norwell, MA.
5. Chandy, K. M., Browne, J. C., Dissly, C. W., Uhrig, W. R., 1975. Analytic models for rollback and recovery strategies in data base systems.IEEE Trans. Software Eng. 1 (March), 100-110.
6. Duda, A., 1983. The effects of checkpointing on program execution time.Inf. Process. Lett. 16 (June), 221-229.
7. Dupont, E., Nicolaidis, M., Rohr, P., 2002. Embedded robustness IPs for transient-error-free Ics.IEEE Des. Test Comput. 19, 54-68.
8. Ishihara, T., Yasuura, H., 1998. Voltage scheduling problem for dynamically variable voltage processors. In Proceedings of the International Symposium on Low Power Electronics and Design. 197-202.
9. Kwak, S. W., Choi, B. J., Kim, B. K., 2001. An optimal checkpointing-strategy for real-time control systems under transient faults.IEEE Trans. Reliab. 50 (Sep.), 293-301.
10. Lee, H., Shin, H., Min, S., 1999. Worst case timing requirement of real-time tasks with time redundancy. In Proceedings of the Real-Time Computing Systems and Applications. 410-414.
11. Liu, J. W., 2000.Real-Time Systems. Prentice Hall, Upper Saddle River, NJ.
12. Luo, J., Jha, N., 2000. Power-conscious joint scheduling of periodic task graphs and aperiodic tasks in distributed real-time embedded systems. In Proceedings of the International Conference on Computer-Aided Design. 357-364.
13. Pop, P., Eles, P., Peng, Z., 2000. Schedulability analysis for systems with data and control dependencies. In Proceedings of the Euromicro RTS. 201-208.
14. Punnekkat, S., Burns, A., Davis, R., 1999. Probabilistic scheduling guarantees for fault-tolerant real-time systems. In Proceedings of the International Conference on Dependable Computing for Critical Applications. 361-378.
15. Punnekkat, S., Burns, A., Davis, R., 2001. Analysis of checkpointing for real-time systems. Real-Time Syst. J. (Jan.), 83-102.
16. Quan, G., Hu, X., 2001. Energy efficient fixed-priority scheduling for real-time systems on variable voltage processors. In Proceedings of the Design Automation Conference. 828-833.
17. Scmitz, M. T., Al-Hashimi, B. M., Eles, P., 2002. Energy efficient mapping and scheduling for DVS enabled distributed embedded systems. In Proceedings of the Design, Automation and Test in Europe Conference. 514-521.
18. Shin, K. G., Lee, Y.-H., 1984. Error detection process-Model, design and its impact on computer performance.IEEE Trans. Comput. 33 (June), 529-540.
19. Shin, K. G., Lin, T., Lee, Y., 1987. Optimal checkpointing of real-time tasks.IEEE Trans. Comput. 36 (Nov.), 1328-1341.
20. Shin, Y., Choi, K., Sakurai, T., 2000. Power optimization of real-time embedded systems on variable speed processors. In Proceedings of the International Conference on Computer-Aided Design. 365-368.
21. Siewiorek, D., Swarz, R., 1998.Reliable Computer Systems: Design and Evaluation. A. K. Peters Ltd, Natick, MA.
22. Zrv, A., Bruck, J., 1997. An on-line algorithm for checkpoint placement.IEEE Trans. Comput. 46 (Sep.), 976-985.