A Framework for Supporting Real-Time Applications on Dynamic Reconfigurable FPGAs

Proceedings - Real-Time Systems Symposium

Volumn 0, Issue , 2016, Pages 1-12

  Biondi, Alessandro ^a   Balsini, Alessio ^a   Pagani, Marco ^a   Rossi, Enrico ^a   Marinoni, Mauro ^a   Buttazzo, Giorgio ^a  

^a SCUOLA SUPERIORE SANT ANNA   (Italy)

Author keywords

dpr; FPGA; heterogeneous; real time; reconfigurable

Indexed keywords

COMPUTER HARDWARE; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); INTERACTIVE COMPUTER SYSTEMS; RECONFIGURABLE HARDWARE; SAFETY ENGINEERING;

DYNAMIC PARTIAL RECONFIGURATION; HETEROGENEOUS; HETEROGENEOUS ARCHITECTURES; PARTIAL RECONFIGURATION; REAL TIME; RECONFIGURABLE; STATE-OF-THE-ART TECHNOLOGY; WORST-CASE PERFORMANCE;

REAL TIME SYSTEMS;

EID: 85011632831     PISSN: 10528725     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RTSS.2016.010     Document Type: Conference Paper

References (30)

1. S. Habinc, "Technical report: Suitability of reprogrammable FPGAs in space applications," Gaisler Research, Tech. Rep., September 2002.
2. P. Alfke, "Recent progress in field programmable logic," in Proceedings of the 6th Workshop on Electronics for LHC Experiments, 2000.
3. M. Goosman, N. Dorairaj, and E. Shiflet. (2006) How to take advantage of partial reconfiguration in FPGA designs. [Online]. Available: www.eetimes.com/document.asp?doc id=1274489
4. S. Liu, R. N. Pittman, and A. Forin, "Minimizing partial reconfiguration overhead with fully streaming dma engines and intelligent ICAP controller," in Proceedings of the 18th Annual ACM/SIGDA International Symposium on Field Programmable Gate Arrays, February 2010.
5. Partial Reconfiguration User Guide, Xilinx, 2012, v14.1.
6. F. Duhem, F. Muller, and P. Lorenzini, "Farm: Fast reconfiguration manager for reducing reconfiguration time overhead on FPGA," in Proceedings of the 7th International Conference on Reconfigurable Computing: Architectures, Tools and Applications, November 2011.
7. M. Pagani, M. Marinoni, A. Biondi, A. Balsini, and G. Buttazzo, "Towards real-time operating systems for heterogeneous reconfigurable platforms," in Proc. of the 12th Workshop on Operating Systems Platforms for Embedded Real-Time Applications (OSPERT 2016), 2016.
8. S. D. Scott, A. Samal, and S. Seth, "Hga: A hardware-based genetic algorithm," in Proceedings of the ACM Third International Symposium on Field-programmable Gate Arrays, February 1995.
9. W. Chen, P. Kosmas, M. Leeser, and C. Rappaport, "An FPGA implementation of the two-dimensional finite-difference time-domain (fdtd) algorithm," in Proceedings of the ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 2004.
10. Digilent. (2016) Zybo reference manual. [Online]. Available: https://reference.digilentinc.com/ media/zybo/zybo rm.pdf
11. E. Martins, L. Almeida, and J. A. Fonseca, "An FPGA-based coprocessor for real-time fieldbus traffic scheduling: Architecture and implementation," Journal of Systems Architecture, vol. 51, no. 1, pp. 29-44, 2005.
12. M. D. Natale and E. Bini, "Optimizing the FPGA implementation of hrt systems," in Proceedings of the 13th IEEE Real Time and Embedded Technology and Applications Symposium (RTAS), April 2007.
13. I. Gray, Y. Chan, J. Garside, N. Audsley, and A. Wellings, "Transparent hardware synthesis of java for predictable large-scale distributed systems," in Proceedings of the Second International Workshop on FPGAs for Software Programmers (FSP), September 2015.
14. Zynq-7000 AP SoC Technical Reference Manual, Xilinx, 2015, v1.10.
15. R. Pellizzoni and M. Caccamo, "Real-time management of hardware and software tasks for FPGA-based embedded systems," IEEE Transactions on Computers, vol. 56, no. 12, pp. 1666-1680, December 2007.
16. K. Danne and M. Platzner, "Periodic real-time scheduling for FPGA computers," in Proceedings of the 3rd International Workshop on Intelligent Solutions in Embedded System, May 2005.
17. S. Saha, A. Sarkar, and A. Chakrabarti, "Scheduling dynamic hard realtime task sets on fully and partially reconfigurable platforms," IEEE Embedded Systems Letters, vol. 7, no. 1, pp. 23-26, March 2015.
18. F. Dittmann and S. Frank, "Hard real-time reconfiguration port scheduling," in Proceedings of the Conference on Design, Automation and Test in Europe (DATE), April 2007.
19. R. I. Davis, A. Burns, R. J. Bril, and J. J. Lukkien, "Controller area network (CAN) schedulability analysis: Refuted, revisited and revised," Real-Time System, vol. 35, no. 3, pp. 239-272, 2007.
20. E. Lübbers and M. Platzner, "Reconos: Multithreaded programming for reconfigurable computers," ACM Transactions on Embedded Computing Systems, vol. 9, no. 1, pp. 8:1-8:33, October 2009.
21. -, "Cooperative multithreading in dynamically reconfigurable systems." in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL), August 2009.
22. M. Happe, A. Traber, and A. Keller, Proceedings of the 11th International Symposium on Applied Reconfigurable Computing (ARC). Springer International Publishing, April 2015, ch. in Preemptive Hardware Multitasking in ReconOS, pp. 79-90.
23. X. Iturbe, K. Benkrid, C. Hong, A. Ebrahim, R. Torrego, and T. Arslan, "Microkernel architecture and hardware abstraction layer of a reliable reconfigurable real-time operating system (R3TOS)," ACM Transactions on Reconfigurable Technology and Systems, vol. 8, no. 1, pp. 5:1-5:35, March 2015.
24. C. Beckhoff, D. Koch, and J. Torresen, "Go ahead: A partial reconfiguration framework," in Proc. of the 20th Annual IEEE Int. Symposium on Field-Programmable Custom Computing Machines, April 2012.
25. D. Koch, Partial Reconfiguration on FPGAs: Architectures, Tools and Applications. Springer-Verlag New York, February 2012.
26. Vivado Design Suite User Guide: Partial Reconfiguration, Xilinx, 2015, v2015.4.
27. J. Y. Mignolet, V. Nollet, P. Coene, D. Verkest, S. Vernalde, and R. Lauwereins, "Infrastructure for design and management of relocatable tasks in a heterogeneous reconfigurable system-on-chip," in Proceedings of DATE, March 2003.
28. G. Nelissen, J. Fonseca, G. Raravi, and V. Nelis, "Timing analysis of fixed priority self-suspending sporadic tasks," in Proceedings of the Euromicro Conference on Real-Time Systems (ECRTS), July 2015.
29. M. Sadri, C. Weis, N. Wehn, and L. Benini, "Energy and performance exploration of accelerator coherency port using xilinx zynq," in Proceedings of the 10th FPGAworld Conference, September 2013.
30. E. Bini and G. C. Buttazzo, "Measuring the performance of schedulability tests," Real-Time Systems, vol. 30, no. 1-2, pp. 129-154, May 2005.