A Robust Methodology for Performance Analysis on Hybrid Embedded Multicore Architectures

Proceedings - IEEE 10th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2016

Volumn , Issue , 2016, Pages 77-84

  Saussard, Romain ^a,b   Bouzid, Boubker ^a   Vasiliu, Marius ^b   Reynaud, Roger ^b  

^a RENAULT   (France)

^b Centre National de la Recherche Scientifique   (France)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMOBILE MANUFACTURE; EMBEDDED SYSTEMS; PROGRAMMABLE LOGIC CONTROLLERS; SOFTWARE ARCHITECTURE; SYSTEM-ON-CHIP;

AUTOMOTIVE APPLICATIONS; COMPUTING ARCHITECTURE; HETEROGENEOUS ARCHITECTURES; LOAD BALANCING STRATEGY; PERFORMANCE ANALYSIS; PERFORMANCE PREDICTION; SOFTWARE INTELLIGENCES; SYSTEM ON CHIPS (SOC);

COMPUTER ARCHITECTURE;

EID: 85010473752     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MCSoC.2016.35     Document Type: Conference Paper

References (21)

1. R. Saussard, B. Bouzid, M. Vasiliu, and R. Reynaud, "The embeddability of lane detection algorithms on heterogeneous architectures," in 2015 IEEE International Conference on Image Processing (ICIP). IEEE, 2015, pp. 4694-4697.
2. R. Saussard, B. Bouzid, M. Vasiliu, and R. Reynaud, "Towards an automatic prediction of image processing algorithms performances on embedded heterogeneous architectures," in 2015 44th International Conference on Parallel Processing Workshops (ICPPW). IEEE, 2015, pp. 27-36.
3. R. Saussard, B. Bouzid, M. Vasiliu, and R. Reynaud, "Optimal performance prediction of ADAS algorithms on embedded parallel architectures," in 2015 IEEE 17th International Conference on High Performance Computing and Communications (HPCC). IEEE, 2015, pp. 213-218.
4. D. Castaño-Díez, D. Moser, A. Schoenegger, S. Pruggnaller, and A. S. Frangakis, "Performance evaluation of image processing algorithms on the gpu," Journal of structural biology, vol. 164, no. 1, pp. 153-160, 2008.
5. NVIDIA, "Cuda C programming guide," 2015.
6. J. Sankaran and N. Zoran, "TDA2X, a SoC optimized for advanced driver assistance systems," in 2014 IEEE Conference on Acoustics, Speech and Signal Processing (ICASSP). IEEE, 2014, pp. 2204-2208.
7. K. Chitnis, R. Staszewski, and G. Agarwal, "TI vision SDK, optimized vision libraries for ADAS systems," Web ressource. http://www.ti.com/lit/wp/spry260/spry260.pdf, Texas Instrument, Tech. Rep., 2014.
8. E. Rainey, J. Villarreal, G. Dedeoglu, K. Pulli, T. Lepley, and F. Brill, "Addressing system-level optimization with OpenVX graphs," in 2014 IEEE Conference on Computer Vision and Pattern Recognition Workshops (CVPRW). IEEE, 2014.
9. R. P. Weicker, "Dhrystone: a synthetic systems programming benchmark," Communications of the ACM, vol. 27, no. 10, pp. 1013-1030, 1984.
10. "The Standard Performance Evaluation Corporation (SPEC)," Web ressource. http://www.spec.org.
11. J. L. Henning, "Spec cpu2006 benchmark descriptions," ACM SIGARCH Computer Architecture News, vol. 34, no. 4, pp. 1-17, 2006.
12. "Embedded Microprocessor Benchmark Consortium (EMBC)," Web ressource. http://www.eembc.org.
13. S. Galon and M. Levy, "Exploring coremark a benchmark maximizing simplicity and efficacy," Web ressource. http://www.eembc.org/techlit/coremark-whitepaper.pdf.
14. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta, "The splash-2 programs: Characterization and methodological considerations," in ACM SIGARCH Computer Architecture News, vol. 23, no. 2. ACM, 1995, pp. 24-36.
15. S. Che, M. Boyer, J. Meng, D. Tarjan, J. W. Sheaffer, S.-H. Lee, and K. Skadron, "Rodinia: A benchmark suite for heterogeneous computing," in 2009 IEEE International Symposium on Workload Characterization (IISWC). IEEE, 2009, pp. 44-54.
16. K. Asanovic, R. Bodik, B. C. Catanzaro, J. J. Gebis, P. Husbands, K. Keutzer, D. A. Patterson, W. L. Plishker, J. Shalf, S. W. Williams et al., "The landscape of parallel computing research: A view from Berkeley," UCB/EECS-2006-183, EECS Department, University of California, Berkeley, Tech. Rep., 2006.
17. J. A. Stratton, C. Rodrigues, I.-J. Sung, N. Obeid, L.-W. Chang, N. Anssari, G. D. Liu, and W.-M. W. Hwu, "Parboil: A revised benchmark suite for scientific and commercial throughput computing," Center for Reliable and High-Performance Computing, 2012.
18. A. Danalis, G. Marin, C. McCurdy, J. S. Meredith, P. C. Roth, K. Spafford, V. Tipparaju, and J. S. Vetter, "The scalable heterogeneous computing (shoc) benchmark suite," in Proceedings of the 3rd Workshop on General-Purpose Computation on Graphics Processing Units. ACM, 2010, pp. 63-74.
19. J. D. McCalpin, "Memory bandwidth and machine balance in current high performance computers," IEEE Computer Society Technical Committee on Computer Architecture (TCCA) Newsletter, pp. 19-25, 1995.
20. P. Mucci, "Llcbench-low level architectural characterization benchmark suite," Web ressource. http://icl.cs.utk.edu/projects/llcbench, 2009.
21. C. Nugteren and H. Corporaal, "The boat hull model: adapting the roofline model to enable performance prediction for parallel computing," in ACM Sigplan Notices, vol. 47, no. 8. ACM, 2012, pp. 291-292.