An Open-Source HyperTransport Core

ACM Transactions on Reconfigurable Technology and Systems

Volumn 1, Issue 3, 2008, Pages 1-21

  Slogsnat, David ^a   Giese, Alexander ^a   Nüssle, Mondrian ^a   Brüning, Ulrich ^a  

^a UNIVERSITY OF HEIDELBERG   (Germany)

Author keywords

Design; FPGA; HTX; HyperTransport; prototyping; RTL; Verification

Indexed keywords

EID: 85009377317     PISSN: 19367406     EISSN: 19367414     Source Type: Journal    
DOI: 10.1145/1391732.1391734     Document Type: Article

References (10)

1. ADVANCED MICRO DEVICES. 2006. AMD BIOS and kernel developer's guide for the AMD Athlon 64 and AMD Opteron processors, 26094, rev 3.3.
2. Castonguay, A., Savaria, Y., 2005. A hypertransport chip-to-chip interconnect tunnel developed using systemC. In Proceedings of the 16th International Workshop on Rapid System Prototyping, Montreal, Canada. IEEE Computer Society, Washington, DC, 264-266.
3. Dickman, L., Lindahl, G., Olson, D., Rubin, J., Broughton, J., 2005. PathScale InfiniPath: A first look Proceedings of the 13th Symposium on High Performance Interconnects (HOTI). IEEE Computer Society, Washington, DC, 163-165.
4. Froning, H., Nussle, M., Slogsnat, D., Litz, H., Bruning, U., 2006. The HTX-Board: A rapid prototyping station. In Proceedings of the 3rd Annual FPGA World Conference, Stockholm, Sweden.
5. Hong, J., Nurvitadhi, E., Lu, S.-L.L., 2006. Design, implementation, and verification of active cache emulator (ACE). In Proceedings of the 14th International Symposium on Field Programmable Gate Arrays (FPGA). Monterey, CA. ACM, New York, NY, 63-72.
6. Kuon, I., Rose, J., 2006. Measuring the gap between FPGAs and ASICs. In Proceedings of the 14th International Symposium on Field Programmable Gate Arrays (FPGA), Monterey, CA. ACM, New York, NY, 21-30.
7. Nussle, M., Froning, H., Giese, A., Litz, H., Slogsnat, D., Bruning, B., 2007. A hypertransport based low-latency reconfigurable testbed for message-passing developments, two. In Proceed-dings of the Workshop Kommunikation in Clusterrechnern und Clusterverbundsystemen (KiCC), Chemnitz, Germany.
8. Schlansker, M., Chitlur, N., Oertli, E., Stillwell, P. M., Rankin, L., Bradeord, D., Carter, R. J., Mudigonda, J., Binkert, N., Jouppi, N. P., 2007. High-Performance ethernet-based communications for future multi-core processors. In Proceedings of the Conference on Supercomputing (SC), Reno, NV. ACM, New York, 1-12.
9. Suh, T., Lee, H.-H.S., Lu, S.-L., Shen, J., 2006. Initial observations of hardware/software co-simulation using FPGA in architecture research. In Proceedings of the 2nd Workshop on Architecture Research Using FPGA Platforms, Austin.
10. Tanabe, N., Yamamoto, J., Nishi, H., Kudoh, T., Hamada, Y., Nakajo, H., Amano, H., 2000. MEMOnet: Network interface plugged into a memory slot. In Proceedings of the IEEE International Conference on Cluster Computing, Chemnitz Germany, 17-26.