Static methods in hybrid branch prediction

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn , Issue , 1998, Pages 222-229

  Grunwald, Dirk ^a   Lindsay, Donald ^a   Zorn, Benjamin ^a  

^a UCB 450   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

FORECASTING; HARDWARE; MEMORY ARCHITECTURE;

BRANCH INSTRUCTIONS; BRANCH PREDICTION; BRANCH PREDICTORS; DYNAMIC SELECTION; HARDWARE DESIGNERS; REDUCING CAPACITY; SINGLE COMPONENTS; WORST-CASE PERFORMANCE;

PARALLEL ARCHITECTURES;

EID: 85009004824     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PACT.1998.727254     Document Type: Conference Paper

References (19)

1. P.-Y. Chang, E. Hao, and Y. Patt. Alternative implementations of hybrid branch predictors. In 28th Intl. Symp. on Microarchitecture, pages 252-257, 1995.
2. P.-Y. Chang, E. Hao, T.-Y. Yeh, and Y. Patt. Branch classification: a new mechanism for improving branch predictor performance. In 27th Intl. Symp. on Microarchitecture, November 1994.
3. Pohua Chang and Utpal Banerjee. Profile-guided multiheuristic branch prediction. In 1995 Intl. Conf. on Parallel Processing, pages 215-218, 1995.
4. Thomas M. Conte, Burzin A. Patel, and J. Stan Cox. Using branch handling hardware to support profile driven optimization. In 27th Intl. Symp. on Microarchitecture, November 1994.
5. Jeffrey Dean, James E. Hicks, Carl A. Waldspurger, William E. Weihl, and George Chrysos. ProfileMe: Hardware support for instruction-level profiling on out-of-order processors. In 30th Annual Intl. Symp. on Microarchitecture. IEEE, December 1997.
6. Joel Emer and Nikolas Gloy. A language for describing predictors and its application to automatic synthesis. In 24th Annual Intl. Symp. of Computer Architecture, pages 304-314, 1997.
7. John H. Edmondson et al. Internal organization of the Alpha 21164, a 300 Mhz 64-bit quad-issue CMOS RISC microprocessor. Digital Technical Journal, 7(1):119-135, 1995.
8. M. Evers, P.-Y. Chang, and Y. Patt. Using hybrid branch predictors to improve branch prediction accuracy in the presence of context switches. In 23nd Annual Intl. Symp. of Computer Architecture, pages 3-11, 1996.
9. Linley Gwennap. Digital 21264 sets new standard. Microprocessor Report, 1997. Article available online at http://www.digital.com/semiconductor/microrep/digital2.htm.
10. Chih-Chieh Lee, I-Cheng K. Chen, and Trevor N. Mudge. The bi-mode branch predictor. In 30th Intl. Symp. on Microarchitecture. IEEE, 1997. (to appear).
11. Scott McFarling. Combining branch predictors. Technical Report TN-36, Digital Equipment Corporation, Western Research Lab, June 1993.
12. Pierre Michaud, Andre Seznec, and Richard Uhlig. Trading conflict and capacity aliasing in conditional branch predictors. In 24th Annual Intl. Symp. of Computer Architecture, pages 292-303, 1997.
13. Parthasarathy Ranganathan and Norman Jouppi. The relative impact of memory latency, bandwidth and branch limits to microprosssor performance. Presented at 1st. Workshop on Mixing Logic and DRAM: Chips that Compute and Remember, held in conjunction with the 1997 Intl. Symp. on Computer Architecture, Denver, Colorado, June 1997.
14. S. Sechrest, C.-C. Lee, and T. Mudge. Correlation and aliasing in dynamic branch predictors. In 23nd Annual Intl. Symp. of Computer Architecture, pages 22-32, 1996.
15. Amitabh Srivastava and Alan Eustace. ATOM: A system for building customized program analysis tools. In Proceedings of the SIGPLAN'94 Conf. on Programming Language Design and Implementation, pages 196-205. ACM, 1994.
16. Standard Performance Evaluation Corportation, Manassas, VA. SPEC95 Technical Manual, August 1995.
17. R. Uhlig, D. Nagle, T. Mudge, S. Sechrest, and J. Emer. Instruction fetching: Coping with code bloat. In 22nd Annual Intl. Symp. of Computer Architecture, June 1995.
18. Kenneth C. Yeager. The MIPS R10000 superscalar processor. IEEE Micro, pages 28-40, April 1996.
19. Tse-Yu Yeh and Yale N. Patt. Alternative implementations of two-level adaptive branch prediction. In Proc. 19th Annual Symp. on Computer Architecture, pages 124-134, May 1992.