Power Stage Design of Fourth-Order DC—DC Converters by Means of Principal Components Analysis

IEEE Transactions on Power Electronics

Volumn 23, Issue 6, 2008, Pages 2867-2877

  Nardo, Antonietta De ^a   Femia, Nicola ^a   Petrone, Giovanni ^a   Spagnuolo, Giovanni ^a   Nicolo, Marco ^b  

^a UNIVERSITY OF SALERNO   (Italy)

^b National Semiconductor GmbH   (Germany)

Author keywords

Fourth order converters; power stage design; principal components analysis; SEPIC converter

Indexed keywords

EID: 85008581310     PISSN: 08858993     EISSN: 19410107     Source Type: Journal    
DOI: 10.1109/TPEL.2008.2001914     Document Type: Article

References (32)

1. L. C. Gomes de Freitas, M. G. Simoes, C. A. Canesin, and L. C. de Freitas, “Programmable PFC based hybrid multipulse power rectifier for ultra clean power application,” IEEE Trans. Power Electron., vol. 21, no. 4, pp. 959–966, July 2006.
2. M. Chen and J. Sun, “Reduced-order averaged modeling of activeclamp converters,” IEEE Trans. Power Electron., vol. 21, no. 2, pp. 487–494, March 2006.
3. S. Chakraborty, A. K. Jain, and N. Mohan, “A novel converter topology for multiple individually regulated outputs,” IEEE Trans. Power Electron., vol. 21, no. 2, pp. 361–369, March 2006.
4. J. Betten and R. Kollman, Underutilized SEPIC Outperforms the Flyback Topology Courtesy of Planet Analog 07/05/2005.
5. L. H. Dixon, High Power Factor Preregulator Using the SEPIC Converter Unitrode seminar SEM900, Topic 6, 1993.
6. A. Huang, The Power Management of PDA—The Application of SEPIC Circuit Analog Integrations Corporation Application Note, AN020, Apr. 2001.
7. S. Rahman and F. C. Lee, “Nonlinear program based optimization of boost and buck-boost converter designs,” in Proc. PESC 81-IEEE Power Elec. Spec. Conf., Boulder, CO, 1981, pp. 180–191.
8. S. Balachandran and F. C. Lee, “Algorithms for power converter design optimization,” IEEE Trans. Aerosp. Electron. Syst., vol. AES-17, no. 3, pp. 422–432, 1981.
9. C. J. Wu, F. C. Lee, S. Balachandran, and H. L. Goin, “Design optimization for a half-bridge dc-dc converter,” IEEE Trans. Aerosp. Electron. Syst., vol. AES-18, no. 4, pp. 497–508, 1982.
10. S. Busquets-Monge, G. Sormekun, and E. Hertz, “Power converter design optimization: A GA-based design approach to optimization of power electronics circuits,” IEEE Ind. Applicat. Mag., Jan./Feb. 2004.
11. J. M. Kwon, W. Y. Choi, J. J. Lee, E. H. Kimand, and B. H. Kwon, “Continuous-conduction-mode SEPIC converter with low reverse-recovery loss for power factor correction,” IEE Proc. Electr. Power Appl., vol. 153, no. 5, September 2006.
12. G. Spiazzi and P. Mattavelli, “Design criteria for power factor preregulators based on SEPIC and Cuk converters in continuous conduction mode.” in Proc. IEEE IAS Conf, 1994, pp. 1084–1089.
13. N. D. Muhamad, M. R. Sahid, A. H. M. Yatim, N. R. N. Idris, and M. S. Ayob, Design of Power Stage and Controller for DC-DC Converter Systems Using PSPICE 0-7803-9296-5/05 2005 © IEEE, pp. 903–908.
14. N. Femia, M. L. Cruoglio, G. Lisi, A. DeNardo, M. Slocchi, and W. Berns, “Novel design approach for POL buck DC-DC converters,” in PCIM 2006.
15. N. Femia and M. Slocchi, “Novel mathematical approach for exploring point of load converter design,” in Proc. PCIM 2006.
16. N. Femia and G. Spagnuolo, “State-space models and order reduction for DC-DC switching converters in discontinuous modes,” IEEE Trans. Power Electronics, vol. 10, no. 6, Nov. 1995.
17. K. Deb, Multi-Objective Optimization Using Evolutionary Algorithms. New York: Wiley, 2001.
18. B. C. Moore, “Principal component analysis in linear systems: Controllability, observability, and model reduction,” IEEE Trans. Automatic Contr., vol. AC-26, 1981.
19. D. Schelle and J. Castorena, Buck-Converter Design Demystified. : Power Electronics Technology, June 2006, pp. 46–53.
20. N. Mohan, T. Undeland, and W. Robbins, Power Electronics: Converters, Applications and Design. New York: Wiley, 2003, pp. 195–196.
21. R. W. Erickson and D. Maksimovic, Fundamentals of Power Electronics, 2nd ed. New York: Kluwer Academic, 2001.
22. R. B. Ridley, Analyzing the Sepic Converter. : Power Systems Design Europe, Nov. 2006, pp. 14–18.
23. S. B. Yaakov, D. Adar, and G. Rahav, A SPICE Compatible Behavioral Model of SEPIC Converters 0-7803-3500-7/96, 1996 © IEEE, pp. 1668–1674.
24. D. Adar, G. Rahav, and S. B. Yaakov, “Behavioral average model of SEPIC converters with coupled inductors,” Electron. Lett., vol. 32, no. 17, pp. 1525–1526, Aug. 15, 1996.
25. R. B. Ridley, “A new, continuous-time model for current-mode control,” IEEE Trans. Power Electron., vol. 8, pp. 271–280, Apr. 1991.
26. L. H. Dixon, Control Loop Design, SEPIC Preregulator Example Unitrode Seminar SEM900, Topic 7, 1993.
27. W. Gu, Small Signal Modeling for Current Mode Controlled Cuk and SEPIC Converters 0-7803-8975-1/05, IEEE PEDC 2005, pp. 906–910.
28. Venable and H. Dean, “The K factor: A new mathematical tool for stability analysis and synthesis,” in Proc. Powercon 10, San Diego, CA, 1983, pp. Hl-l-Hl-12.
29. R. E. Kalman, “Irreducible realizations and the degree of a rational matrix,” SIAM J. Appl. Math., vol. 13, no. 2, pp. 520–544, 1965.
30. E. Kreindler and P. E. Sarachik, “On the concept of controllability and observability of linear systems,” IEEE Trans. Automat. Contr., vol. AC-9, pp. 129–136, 1964.
31. A. J. Laub, “Computation of system balancing transformations and other applications of simultaneous diagonalization algorithms,” IEEE Trans. Automatic Contr., vol. AC-32, no. 2, Feb. 1987.
32. J. Klein, Synchronous Buck MOSFET Loss Calculation With Excel Model Fairchild Semiconductor Application Note, AN-6005, 2006.