|
Volumn 40, Issue 4, 1997, Pages 291-
|
A VHDL Synthesis Model of the MIPS Processor for Use in Computer Architecture Laboratories
|
Author keywords
CAD; computer architecture; logic synthesis; RISC; VHDL
|
Indexed keywords
|
EID: 85008065690
PISSN: 00189359
EISSN: 15579638
Source Type: Journal
DOI: 10.1109/13.759671 Document Type: Article |
Times cited : (4)
|
References (0)
|