Exploiting Low Entropy to Reduce Wire Delay

IEEE Computer Architecture Letters

Volumn 3, Issue 1, 2004, Pages 1-

  Citron, Daniel ^a  

^a UNIVERSITY OF HAIFA   (Israel)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 85008048115     PISSN: 15566056     EISSN: None     Source Type: Journal    
DOI: 10.1109/L-CA.2004.7     Document Type: Article

References (12)

1. D. Brooks and M. Martonosi, “Dynamically Exploiting Narrow Width Operands to Improve Processor Power and Performance,” in Proceedings of the 5th International Symposium on High-Performance Computer Architecture, January 1999, pp. 13–22.
2. D. Citron and L. Rudolph, “Creating a Wider Bus using Caching Techniques,” in Proceedings of the 1st IEEE Symposium on High-Performance Computer Architecture, January 1995, pp. 90–99.
3. M. Farrens and A. Park, “Dynamic Base register Caching: A Technique for Reducing Address Bus Width,” in Proccedings of the 18th International Symposium on Computer Architecture, May 1991 pp. 128–137.
4. R. Ho, K. Mai, and M. Horowitz, “The Future of Wires,” Proceedings of the IEEE, vol. 89, no. 4, pp. 490–504, April 2001.
5. S. Keckler, D. Burger, et al., “A Wire Delay Scalable Microprocessor Architecture for High Performance Systems,” in Proceedings of the 2003 IEEE International Solid State Circuit Conference, February 2003.
6. A. KleinOsowski and D. J. Lilja, “MinneSPEC: A New SPEC Bench-mark Workload for Simulation-Based Computer Architecture Research,” Computer Architecture Letters, vol. 1, June 2002.
7. Semiconductor Industry Association, “National Technology Roadmap for Semiconductors,” 2002.
8. M. R. Stan and W. P. Burleson, “Bus-invert coding for low power i/o,” IEEE Transactions on VLSI, vol. 3, no. 1, pp. 49–58, March 1995.
9. D. Sylvester and K. Keutzer, “Rethinking Deep-Submicron Circuit Design,” IEEE Computer, vol. 32, no. 11, pp. 25–33, November 1999.
10. J. M. Tendler, J. S. Dodson, J. J. S. Fields, H. Le, and B. Sinharoy, “POWER4 system microarchitecture,” IBM Journal of Research and Development, vol. 46, no. 1, pp. 5–26, 2002.
11. T. Theis, “The future of interconnection technology,” IBM Journal of Research and Development, vol. 44, no. 3, pp. 379–390, May 2000.
12. J. Yang, Y. Zhang, and R. Gupta, “Frequent Value Compression in Data Caches,” in Proceedings of the 33rd International Symposium on Microarchitecture, December 2000, pp. 258–265.