Photonic interconnects for interposer-based 2.5D/3D integrated systems on a chip

ACM International Conference Proceeding Series

Volumn 03-06-October-2016, Issue , 2016, Pages 377-386

  Grani, Paolo ^a   Proietti, Roberto ^a   Akella, Venkatesh ^a   Yoo, S J Ben ^a  

^a University of California   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ARRAYED WAVEGUIDE GRATINGS; BANDWIDTH; NETWORK-ON-CHIP; OPTICAL WAVEGUIDES; ROUTERS; TERBIUM COMPOUNDS;

AGGRESSIVE DESIGNS; BISECTION BANDWIDTH; ELECTRO-OPTICAL INTERFACE; EXASCALE COMPUTING; HIGH PERFORMANCE APPLICATIONS; INTEGRATED SYSTEMS; NETWORK ON CHIP (NOC); PHOTONIC INTERCONNECTS;

INTEGRATED CIRCUIT INTERCONNECTS;

EID: 84995444622     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2989081.2989111     Document Type: Conference Paper

References (53)

1. G. E. Moore, "Cramming More Components Onto Integrated Circuits," Proceedings of the IEEE, Vol. 86, pp. 82-85, 1998.
2. D. H. Kim and S. K. Lim, "Through-silicon-via-aware delay and power prediction model for buffered interconnects in 3D ICs," presented at the Proceedings of the 12th ACM/IEEE international workshop on System level interconnect prediction, Anaheim, California, USA, 2010.
3. A. Kannan, N. E. Jerger, and G. H. Loh, "Enabling interposer-based disintegration of multi-core processors," presented at the Proceedings of the 48th International Symposium on Microarchitecture, Waikiki, Hawaii, 2015.
4. M. J. Schulte, M. Ignatowski, G. H. Loh, B. M. Beckmann, W. C. Brantley, S. Gurumurthi, N. Jayasena, I. Paul, S. K. Reinhardt, and G. Rodgers, "Achieving Exascale Capabilities through Heterogeneous Computing," IEEE Micro, Vol. 35, pp. 26-36, 2015.
5. G. H. Loh, N. E. Jerger, A. Kannan, and Y. Eckert, "Interconnect-Memory Challenges for Multi-chip, Silicon Interposer Systems," presented at the Proceedings of the 2015 International Symposium on Memory Systems, Washington DC, DC, USA, 2015.
6. N. E. Jerger, A. Kannan, Z. Li, and G. H. Loh, "NoC Architectures for Silicon Interposer Systems: Why Pay for more Wires when you Can Get them (from your interposer) for Free?," in Microarchitecture (MICRO), 2014 47th Annual IEEE/ACM International Symposium on, 2014, pp. 458-470.
7. M. S. Parekh, P. A. Thadesar, and M. S. Bakir, "Electrical, optical and fluidic through-silicon vias for silicon interposer applications," in Electronic Components and Technology Conference (ECTC), 2011 IEEE 61st, 2011, pp. 1992-1998.
8. JEDEC, "Standard High Bandwidth Memory (HBM) DRAM Specification," 2015.
9. L. Dong Uk, L. Kang Seol, L. Yongwoo, K. Kyung Whan, K. Jong Ho, L. Jaejin, and C. Jun Hyun, "Design considerations of HBM stacked DRAM and the memory architecture extension," in Custom Integrated Circuits Conference (CICC), 2015 IEEE, 2015, pp. 1-8.
10. C. J. Nitta, M. Farrens, and V. Akella, On-Chip Photonic Interconnects: A Computer Architecture's Perspective: Morgan & Claypool, 2013.
11. P. Grani and S. Bartolini, "Design Options for Optical Ring Interconnect in Future Client Devices," J. Emerg. Technol. Comput. Syst., Vol. 10, pp. 1-25, 2014.
12. P. Grani, R. Proietti, S. Cheung, and S. Yoo, "Flat-Topology High-Throughput Compute Node with AWGR-based Optical-Interconnects," Journal of Lightwave Technology, Vol. PP, pp. 1-1, 2016.
13. C. Sun, M. T. Wade, Y. Lee, J. S. Orcutt, L. Alloatti, M. S. Georgas, A. S. Waterman, J. M. Shainline, R. R. Avizienis, S. Lin, B. R. Moss, R. Kumar, F. Pavanello, A. H. Atabaki, H. M. Cook, A. J. Ou, J. C. Leu, Y.-H. Chen, K. Asanovic, R. J. Ram, M. A. Popović, and V. M. Stojanović, "Single-chip microprocessor that communicates directly using light," Nature, Vol. 528, pp. 534-538, 12/24/print 2015.
14. A. Hadke, T. Benavides, S. J. B. Yoo, R. Amirtharajah, and V. Akella, "OCDIMM: Scaling the DRAM Memory Wall Using WDM Based Optical Interconnects," in High Performance Interconnects, 2008. HOTI '08. 16th IEEE Symposium on, 2008, pp. 57-63.
15. P. Koka, M. O. McCracken, H. Schwetman, X. Zheng, R. Ho, and A. V. Krishnamoorthy, "Silicon-photonic network architectures for scalable, power-efficient multi-chip systems," SIGARCH Comput. Archit. News, Vol. 38, pp. 117-128, 2010.
16. M. Radulovic, D. Zivanovic, D. Ruiz, B. R. d. Supinski, S. A. McKee, P. Radojkovi, #263, E. Ayguad, and #233, "Another Trip to the Wall: How Much Will Stacked DRAM Benefit HPC?," presented at the Proceedings of the 2015 International Symposium on Memory Systems, Washington DC, DC, USA, 2015.
17. S. Kamei, M. Ishii, M. Itoh, T. Shibata, Y. Inoue, and T. Kitagawa, "64 × 64-channel uniform-loss and cyclic-frequency arrayed-waveguide grating router module," Electronics Letters, Vol. 39, pp. 83-84, 2003.
18. B. Glance, I. P. Kaminow, and R. W. Wilson, "Applications of the integrated waveguide grating router," Lightwave Technology, Journal of, Vol. 12, pp. 957-962, 1994.
19. S. Cheung, S. Tiehui, K. Okamoto, and S. J. B. Yoo, "Ultra-Compact Silicon Photonic 512 × 512 25 GHz Arrayed Waveguide Grating Router," Selected Topics in Quantum Electronics, IEEE Journal of, Vol. 20, pp. 1-7, 2014.
20. R. Yu, S. Cheung, Y. Li, K. Okamoto, R. Proietti, Y. Yin, and S. J. B. Yoo, "A scalable silicon photonic chip-scale optical switch for high performance computing systems," Optics Express, Vol. 21, pp. 32655-32667, 2013/12/30 2013.
21. S. M. Eaton, G. Cerullo, and R. Osellame, "Fundamentals of Femtosecond Laser Modification of Bulk Dielectrics," in Femtosecond Laser Micromachining: Photonic and Microfluidic Devices in Transparent Materials, R. Osellame, G. Cerullo, and R. Ramponi, Eds., ed Berlin, Heidelberg: Springer Berlin Heidelberg, 2012, pp. 3-18.
22. Y. Nasu, M. Kohtoku, and Y. Hibino, "Low-loss waveguides written with a femtosecond laser for flexible interconnection in a planar light-wave circuit," Optics Letters, Vol. 30, pp. 723-725, 2005/04/01 2005.
23. Y. Nasu, M. Kohtoku, Y. Hibino, and Y. Inoue, "Waveguide Interconnection in Silica-Based Planar Lightwave Circuit Using Femtosecond Laser," Journal of Lightwave Technology, Vol. 27, pp. 4033-4039, 2009.
24. G. Douglass, F. Dreisow, S. Gross, S. Nolte, and M. J. Withford, "Towards femtosecond laser written arrayed waveguide gratings," Optics Express, Vol. 23, pp. 21392-21402, 2015/08/10 2015.
25. T. H. Su, R. P. Scott, S. S. Djordjevic, N. K. Fontaine, D. J. Geisler, X. R. Cai, and S. J. B. Yoo, "Demonstration of free space coherent optical communication using integrated silicon photonic orbital angular momentum devices," Optics Express, Vol. 20, Apr 2012.
26. B. Guan, R. P. Scott, N. K. Fontaine, T. Su, C. Ferrari, M. Cappuzzo, F. Klemens, B. Keller, M. Earnshaw, and S. J. B. Yoo, "Integrated Optical Orbital Angular Momentum Multiplexing Device using 3-D Waveguides and a Silica PLC," in CLEO: 2013, San Jose, California, 2013, p. CTu1L.4.
27. R. P. Scott, G. Binbin, Q. Chuan, N. K. Fontaine, S. Tiehui, C. Ferrari, M. Cappuzzo, F. Klemens, B. Keller, M. Earnshaw, and S. J. B. Yoo, "Free-space coherent optical communication demonstration using a 3D photonic integrated circuit device for orbital angular momentum multiplexing/demultiplexing," in Optical Communication (ECOC 2013), 39th European Conference and Exhibition on, 2013, pp. 1-3.
28. R. P. Scott, B. Guan, C. Qin, N. K. Fontaine, T. Su, C. Ferrari, M. Cappuzzo, F. Klemens, B. Keller, and M. Earnshaw, "Free-space coherent optical communication demonstration using a 3D photonic integrated circuit device for orbital angular momentum multiplexing/demultiplexing," in European Conference and Exhibition on Optical Communication (ECOC), 2013.
29. B. Guan, R. P. Scott, C. Qin, N. K. Fontaine, T. Su, C. Ferrari, M. Cappuzzo, F. Klemens, B. Keller, M. Earnshaw, and S. J. B. Yoo, "Free-space coherent optical communication with orbital angular, momentum multiplexing/demultiplexing using a hybrid 3D photonic integrated circuit," Optics Express, Vol. 22, pp. 145-156, 2014/01/13 2014.
30. D. U. Lee, K. S. Lee, Y. Lee, K. W. Kim, J. H. Kang, J. Lee, and J. H. Chun, "Design considerations of HBM stacked DRAM and the memory architecture extension," in Custom Integrated Circuits Conference (CICC, 2015 IEEE), 2015, pp. 1-8.
31. M. J. Connelly, Semiconductor optical amplifiers: Springer, 2002.
32. R. Proietti, C. J. Nitta, Y. Yin, R. Yu, S. J. B. Yoo, and V. Akella, "Scalable and Distributed Contention Resolution in AWGR-Based Data Center Switches Using RSOA-Based Optical Mutual Exclusion," IEEE Journal of Selected Topics in Quantum Electronics, Vol. 19, pp. 3600111-3600111, 2013.
33. S. Sun, A.-H. A. Badawy, V. Narayana, T. El-Ghazawi, and V. J. Sorger, "The Case for Hybrid Photonic Plasmonic Interconnects (HyPPIs): Low-Latency Energy-and-Area-Efficient On-Chip Interconnects," Photonics Journal, IEEE, Vol. 7, pp. 1-14, 2015.
34. J. Wang, L. Guan, Z. Sang, J. Chapman, T. Dai, B. Zhou, and J. Zhu, "Characterization of a Serializer ASIC chip for the upgrade of the ATLAS muon detector," Nuclear Science, IEEE Transactions on, Vol. 62, pp. 3242-3248, 2015.
35. B. Deng, M. He, J. Chen, D. Gong, D. Guo, S. Hou, X. Li, F. Liang, C. Liu, G. Liu, P. K. Teng, A. C. Xiang, T. Xu, Y. Yang, J. Ye, X. Zhao, and T. Liu, "Component Prototypes Towards a Low-Latency, Small-Form-Factor Optical Link for the ATLAS Liquid Argon Calorimeter Phase-I Trigger Upgrade," IEEE Transactions on Nuclear Science, Vol. 62, pp. 250-256, 2015.
36. S. Matsuo and T. Segawa, "Microring-Resonator-Based Widely Tunable Lasers," IEEE Journal of Selected Topics in Quantum Electronics, Vol. 15, pp. 545-554, 2009.
37. Z. Xuezhe, L. Shiyun, L. Ying, Y. Jin, L. Guoliang, S. S. Djordjevic, L. Jin-Hyoung, H. D. Thacker, I. Shubin, K. Raj, J. E. Cunningham, and A. V. Krishnamoorthy, "Efficient WDM Laser Sources Towards Terabyte/s Silicon Photonic Interconnects," Journal of Lightwave Technology, Vol. 31, pp. 4142-4154, 2013.
38. T. Chu, N. Fujioka, and M. Ishizaka, "Compact, lower-power-consumption wavelength tunable laser fabricated with silicon photonic wire waveguide micro-ring resonators," Optics Express, Vol. 17, pp. 14063-14068, 2009/08/03 2009.
39. A. A. Hafez, M. S. Chen, and C. K. K. Yang, "A 32-to-48Gb/s serializing transmitter using multiphase sampling in 65nm CMOS," in Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2013 IEEE International, 2013, pp. 38-39.
40. K. Yu, H. Li, C. Li, A. Titriku, A. Shafik, B. Wang, Z. Wang, R. Bai, C. H. Chen, M. Fiorentino, P. Y. Chiang, and S. Palermo, "22.4 A 24Gb/s 0.71pJ/b Si-photonic source-synchronous receiver with adaptive equalization and microring wavelength stabilization," in Solid-State Circuits Conference-(ISSCC), 2015 IEEE International, 2015, pp. 1-3.
41. K. T. Settaluri, L. Sen, S. Moazeni, E. Timurdogan, S. Chen, M. Moresco, S. Zhan, C. Yu-Hsin, G. Leake, D. LaTulipe, C. McDonough, J. Hebding, D. Coolbaugh, M. Watts, and V. Stojanovic, "Demonstration of an optical chip-to-chip link in a 3D integrated electronic-photonic platform," in European Solid-State Circuits Conference (ESSCIRC), ESSCIRC 2015-41st, 2015, pp. 156-159.
42. R. Proietti, Y. Yin, R. Yu, C. Nitta, V. Akella, and S. J. B. Yoo, "An All-Optical Token Technique Enabling a Fully-Distributed Control Plane in AWGR-Based Optical Interconnects," Journal of Lightwave Technology, Vol. 31, pp. 414-422, 2013.
43. R. Morris, A. K. Kodi, and A. Louri, "Dynamic Reconfiguration of 3D Photonic Networks-on-Chip for Maximizing Performance and Improving Fault Tolerance," in Microarchitecture (MICRO), 2012 45th Annual IEEE/ACM International Symposium on, 2012.
44. P. Koka, M. O. McCracken, H. Schwetman, C. H. O. Chen, Z. Xuezhe, R. Ho, K. Raj, and A. V. Krishnamoorthy, "A micro-architectural analysis of switched photonic multi-chip interconnects," in Computer Architecture (ISCA), International Symposium on, 2012.
45. S. Koohi, Y. Yin, S. Hessabi, and S. J. B. Yoo, "Towards a scalable, low-power all-optical architecture for networks-on-chip," ACM Trans. Embed. Comput. Syst., Vol. 13, pp. 1-30, 2014.
46. R. Proietti, C. Zheng, C. J. Nitta, L. Yuliang, and S. J. B. Yoo, "A Scalable, Low-Latency, High-Throughput, Optical Interconnect Architecture Based on Arrayed Waveguide Grating Routers," Lightwave Technology, Journal of, Vol. 33, pp. 911-920, 2015.
47. A. V. Krishnamoorthy, R. Ho, X. Zheng, H. Schwetman, J. Lexau, P. Koka, G. Li, I. Shubin, and J. E. Cunningham, "Computer Systems Based on Silicon Photonic Interconnects," Proceedings of the IEEE, Vol. 97, pp. 1337-1361, 2009.
48. P. Koka, M. O. McCracken, H. Schwetman, C.-H. O. Chen, X. Zheng, R. Ho, K. Raj, and A. V. Krishnamoorthy, "A micro-architectural analysis of switched photonic multi-chip interconnects," SIGARCH Comput. Archit. News, Vol. 40, pp. 153-164, 2012.
49. J. Cardenas, C. B. Poitras, J. T. Robinson, K. Preston, L. Chen, and M. Lipson, "Low loss etchless silicon photonic waveguides," Optics Express, Vol. 17, pp. 4752-4757, 2009/03/16 2009.
50. Y. Demir, Y. Pan, S. Song, N. Hardavellas, J. Kim, and G. Memik, "Galaxy: a high-performance energy-efficient multi-chip architecture using photonic interconnects," presented at the Proceedings of the 28th ACM international conference on Supercomputing, Munich, Germany, 2014.
51. N. Binkert, A. Davis, N. P. Jouppi, M. McLaren, N. Muralimanohar, R. Schreiber, and J. H. Ahn, "The role of optics in future high radix switch design," in Computer Architecture (ISCA), 2011 38th Annual International Symposium on, 2011, pp. 437-447.
52. M. M. S. Aly, G. Mingyu, G. Hills, L. Chi-Shuen, G. Pitner, M. M. Shulaker, T. F. Wu, M. Asheghi, J. Bokor, F. Franchetti, K. E. Goodson, C. Kozyrakis, I. Markov, K. Olukotun, L. Pileggi, E. Pop, J. Rabaey, C. Re, H. S. P. Wong, and S. Mitra, "Energy-Efficient Abundant-Data Computing: The N3XT 1,000x," Computer, Vol. 48, pp. 24-33, 2015.
53. D. Vantrease, R. Schreiber, M. Monchiero, M. McLaren, N. P. Jouppi, M. Fiorentino, A. Davis, N. Binkert, R. G. Beausoleil, and J. H. Ahn, "Corona: System Implications of Emerging Nanophotonic Technology," SIGARCH Comput. Archit. News, Vol. 36, pp. 153-164, 2008.