A reconfigurable fabric for accelerating large-scale datacenter services

Communications of the ACM

Volumn 59, Issue 11, 2016, Pages 114-122

  Putnam, Andrew ^a   Caulfiield, Adrian M ^a   Chung, Eric S ^a   Chiou, Derek ^a,b   Constantinides, Kypros ^c   Demme, John ^d   Esmaeilzadeh, Hadi ^e   Fowers, Jeremy ^a   Gopal, Gopi Prashanth ^a   Gray, Jan ^a   Haselman, Michael ^a   Hauck, Scott ^f   Heil, Stephen ^a   Hormati, Amir ^g   Kim, Joo Young ^a   Lanka, Sitaram ^a   Larus, James ^h   Peterson, Eric ^a   Pope, Simon ^a   Smith, Aaron ^a   Thong, Jason ^a   Xiao, Phillip Yi ^a   Burger, Doug ^a   more..

^a MICROSOFT   (United States)

^b UNIVERSITY OF TEXAS AT AUSTIN   (United States)

^c AMAZON   (United States)

^d Och Spine at New York Presbyterian Hospitals   (United States)

^e GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

^f UNIVERSITY OF WASHINGTON   (United States)

^g GOOGLE INC   (United States)

^h EPFL   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

FIELD PROGRAMMABLE GATE ARRAYS (FPGA); SEARCH ENGINES; THROUGHPUT;

COMPOSABLE; COMPUTATIONAL CAPABILITY; ENGINEERING CHALLENGES; HIGH-BANDWIDTH NETWORKS; LOW LATENCY; MEDIUM-SCALE; POWER EFFICIENCY; RECONFIGURABLE FABRICS;

RECONFIGURABLE HARDWARE;

EID: 84994551954     PISSN: 00010782     EISSN: 15577317     Source Type: Journal    
DOI: 10.1145/2996868     Document Type: Conference Paper

References (20)

1. Altera. Nios II Processor Reference Handbook, 13.1.0 edition, 2014.
2. Altera. Stratix V Device Handbook, 14.01.10 edition, 2014.
3. Baxter, R., Booth, S., Bull, M., Cawood, G., Perry, J., Parsons, M., Simpson, A., Trew, A., Mccormick, A., Smart, G., Smart, R., Cantle, A., Chamberlain, R., Genest, G. Maxwell - A 64 FPGA Supercomputer. Eng. Lett. 16 (2008), 426-433, 2008.
4. BEECube. BEE4 Hardware Platform, 1.0 edition, 2011.
5. Blott, M., Vissers, K. Dataflow architectures for 10Gbps line-rate key-value stores. In HotChips 2013 (August 2013).
6. Convey. The Convey HC-2 Computer, conv-12-030.2 edition, 2012.
7. Cray. Cray XD1 Datasheet, 1.3 edition, 2005.
8. Dennard, R., Rideout, V., Bassous, E., LeBlanc, A. Design of ion-implanted MOSFET's with very small physical dimensions. IEEE J. Solid-State Circ. 9, 5 (Oct. 1974), 256-268.
9. Estlick, M., Leeser, M., Theiler, J., Szymanski, J.J. Algorithmic transformations in the implementation of K-means clustering on reconfigurable hardware. In Proceedings of the 2001 ACM/SIGDA Ninth International Symposium on Field Programmable Gate Arrays, FPGA'01 (New York, NY, USA, 2001). ACM.
10. Gens, F. Worldwide and Regional Public IT Cloud Services 2014-2018 Forecast (Oct. 2014).
11. George, A., Lam, H., Stitt, G. Novo-G: At the forefront of scalable reconfigurable supercomputing.
12. Hussain, H.M., Benkrid, K., Erdogan, A.T., Seker, H. Highly parameterized K-means clustering on FPGAs: Comparative results with GPPs and GPUs. In Proceedings of the 2011 International Conference on Reconfigurable Computing and FPGAs, RECONFIG'11 (Washington, DC, USA, 2011). IEEE Computer Society.
13. IBM. IBM PureData System for Analytics N2001, WAD12353-USEN-01 edition, 2013.
14. Lavasani, M., Angepat, H., Chiou, D. An FPGA-based in-line accelerator for memcached. Comput. Arch. Lett. PP, 99 (2013), 1-1.
15. Martin, A., Jamsek, D., Agarawal, K. FPGA-based application acceleration: Case study with GZIP compression/decompression streaming engine. In ICCAD Special Session 7C (November 2013).
16. Microsoft. How Microsoft Designs Its Cloud-Scale Servers, 2014.
17. Pell, O., Mencer, O. Surviving the end of frequency scaling with reconfigurable dataflow computing. SIGARCH Comput. Archit. News 39, 4 (Dec. 2011).
18. Showerman, M., Enos, J., Pant, A., Kindratenko, V., Steffen, C., Pennington, R., Hwu, W. QP: A Heterogeneous Multi-accelerator Cluster. 2009.
19. SRC. MAPstation Systems, 70000 AH edition, 2014.
20. Yan, J., Zhao, Z.-X., Xu, N.-Y., Jin, X., Zhang, L.-T., Hsu, F.-H. Efficient query processing for web search engine with FPGAs. In Proceedings of the 2012 IEEE 20th International Symposium on Field-Programmable Custom Computing Machines, FCCM'12 (Washington, DC, USA, 2012). IEEE Computer Society.