Fundamentals of parallel logic simulation

Proceedings - Design Automation Conference

Volumn , Issue , 1986, Pages 2-12

  Smith, Robert J ^a  

^a Microelectronics Computer Technology Corporation   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; DATA HANDLING;

DEVELOPMENT DIRECTIONS; LOGIC SIMULATIONS; PARALLEL LOGIC SIMULATIONS; PARALLEL METHOD; PARALLEL PROCESSING; PARALLEL SIMULATIONS; PROCESSING FACTORS; SIMULATION KERNEL;

COMPUTER CIRCUITS;

EID: 84990717765     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DAC.1986.1586061     Document Type: Conference Paper

References (61)

1. Abramovici, M, Y H Levendel and P R Menon, "A Logic Simulation Machine," Proc 1982 Design Automation Conf., pp 65-73.
2. Ackland, B. et al, "CEMU - A Concurrent Timing Simulator," Proc 1985 IC CAD, pp 122-124.
3. Adshead, H, "Towards VLSI Complexity: The DA Algorithm Scaling Problem: Can Special DA Hardware Help?," Proc 1982 Design Automation Conf., pp 339-344.
4. Agrawal, P, "Circuit Partitioning for Hardware Simulation Engines," Proc 1985 IC CAD, pp 161-163.
5. Arnold, J and C Terman, "A Multiprocessor Implementation of a Logic-level Timing Simulator," Proc 1985 IC CAD, pp 116-118.
6. Ashok, V and R Costello, "Distributed Discrete Event Simulation using Dataflow," Proc 1985 Parallel Processing Conf, pp 503-510.
7. Amano, N et al, "EP-1 (Event Processor-1): A Logic Simulation Machine for VLSI," Proc 1984 ICCAD, pp 251-253.
8. Ashok, V et al, "Distributed Discrete Event Simulation Using Dataflow," Proc. 1985 IEEE Parallel Processing Conf., pp 503-510.
9. Banin, R, "Hardware Accelerators in the Design Automation Environment," Panel at 1984 Design Automation Conf., Albuquerque.
10. Barto, R and S A Szygenda, "A Computer Architecture for Digital Logic Simulation," Electronic Engineering, Sept. 1980, pp 35-66.
11. Blank, T, "A Survey of Hardware Accelerators Used in Computer-Aided Design," IEEE Trans. on Design & Test, Aug 1984, pp 21-39.
12. Catlin, G and B Paseman, "Hardware Acceleration of Logic Simulation Using a Dataflow Architecture," Proc 1985 IC CAD, pp 130-132.
13. Chandy, K M and J Misra, "Asynchronous Distributed Simulation via a Sequence of Parallel Computations," Communications of the ACM, April, 1981, pp 198-206.
14. Cytron, R, "Useful Parallelism in a Multiprocessing Environment," Proc 1985 Parallel Processing Conf., pp 450-457.
15. "CAE Stations' Simulators Tackle 1 Million Gates," Electronic Design, Nov. 1983.
16. Denneau, M M, "The Yorktown Simulation Engine," Proc 1982 Design Automation Conf., pp 55-59.
17. Denneau, M et al, "Design and Implementation of a Software Simulation Engine," CAD, vol. 15, no. 3 (1983), pp 123-130.
18. El-Ziq, Y M, and A K Bhatt, "An Automatic Test Pattern Generation Machine," Proc 1984 ICCAD Conf, pp 257-259.
19. Elxsi, "Elxsi System 6400 System Introduction," 1984.
20. Flexible Computer Corp., "Flex/32 Multicomputer System Overview," 1985.
21. Gateway Design Automation, Verilog-XL product description, 1986.
22. Glazier, M E and A P Ambler, "ULTIMATE: A Hardware Logic Simulation Engine," Proc 1984 Design Automation Conf, pp. 336-342.
23. Goates, G A, personal communication, December, 1983.
24. Goates, G.A. et al. "Star's Evolving Design Environment: A User's Perspective on CAE," Proc. 1985 Design Automation Conf., pp 584-590.
25. Hahn, W and K Fischer, "MuSiC An Event Flow Computer for Fast Simulation of Digital Systems," Proc 1985 Design Automation Conf., pp 338-344.
26. Hefferan, P M et al, "The STE-264 Accelerated Electronic CAD System," Proc. 1985 Design Automation Conf., pp 352-358.
27. Howard, J K, R L Malm and L M Warren, "Introduction to the IBM Los Gatos Logic Simulation Machine," Proc 1983 ICCCD, pp 580-583.
28. Howard, J K et al, "Using the IBM Los Gatos Simulation Machine," Proc 1983 Design Automation Conf, pp 592-594.
29. Hughs, S C, D B Lewis and C J Rimkus, "A Technique for Distributed Execution of Design Automation Tools," Proc 1985 Design Automation Conf., pp 23-30.
30. Ishiura, N et al, "Time First Evaluation Algorithm for High-Speed Logic Simulation," Proc 1984ICCAD, pp 197-199.
31. Ishiura, N, et al, "High-Speed Logic Simulation on a Vector Processor," Proc 1985 IC CAD, pp 119-121.
32. Jefferson, D R, and H Sowizral, "Fast Concurrent Simulation Using the Time Warp Mechanism," Proc 1985 Discrete Simulation Conf
33. Jefferson, D R, "Virtual Time," ACM Trans, on Programming Languages and Systems, vol. 7, no. 3, July 1985, pp 404-425.
34. Kronstadt, E, and G Pfister, "Software Support for the Yorktown Simulation Engine," Proc 1982 Design Automation Conf., pp 60-64.
35. Koike, N et al, "A High Speed Logic Simulation Machine," Proc. 1983 COMPCON, pp 446-451.
36. Koike, N and K Ohmori, "MAN-YO: A Special Purpose Parallel Machine for Logic Design Automation", Proc 1985 Parallel Processing Conf., pp 583-590.
37. Krohn, H, "Vector Coding Techniques for High Speed Digital Simulation," Proc 1981 Design Automation Conf., pp 525-529.
38. Levendel, Y H, P R Menon and S H Patel, "Special-Purpose Computer for Logic Simulation Using Distributed Processing," Bell System Technical Journal, vol 61, no 10, Dec 1982, pp 2873-2909.
39. Lionel, M, Chong-Wei Xu, and T B Gendreau, "A Distributed Drafting Algorithm for Load Balancing," IEEE Trans, on Software Engineering, vol. SE-11, no. 10, Oct. 1985, pp 1153-1161.
40. Marino, J T, "Low Cost Hardware Logic Simulator/Fault Grade Machine," Proc 1984 Custom IC Conf., pp 242-244.
41. Miyoshi, M et al, "Speed Up Techniques of Logic Simulation," Proc 1985 Design Automation Conf, pp 812-815.
42. Nomizu, N et al, "Block Level Hardware Logic Simulator - It's Application and Results," Proc ICCAD 84, pp 254-256.
43. Paseman, W G, "Data Flow Concepts Speed Simulation in CAE Systems," Computer Design, Jan. 1985, pp 131-140.
44. Pfister, G F, "The Yorktown Simulation Engine: Introduction," Proc 1983 Design Automation Conf., pp 51-54.
45. Phillips, N D, and J G Tellier, "Efficient Event Manipulation, A Key to Large Scale Simulation," Proc. 1978 IEEE Cherry Hill Test Conf., pp 266-273.
46. Rezac, R R and L T Smith, "A Simulation Engine in the Design Environment Part I: Normal Simulation Methodology and Results," VLSI Design, Nov 1984, pp 96-102.
47. Sasaki, T et al, "HAL: A Block Level Hardware Logic Simulator," Proc 1983 Design Automation Conf., pp 150-156.
48. Sequent press release, Electronic News, July 15, 1985, p 28.
49. Sequent Computer Systems Inc. "Balance 8000 System Technical Summary," 1984.
50. Smith, A J, "Cache Memories," Computing Surveys, vol 13, no. 3, Sept. 1982, pp 473-530.
51. Stevens, K S et al, "The POST OFFICE - Communication Support for Distributed Ensemble Architectures," Submitted to the 1986 Distributed Computing Symposium.
52. Szygenda, S A and E W Thompson, "Digital Logic Simulation in a Time Based Table Driven Environment," Computer, March 1975, pp 38-49
53. Szygenda, S A and E W Thompson, "Modelling and Digital Simulation for Design Verification and Diagnosis," IEEE Trans on Computers, Dec. 1976, pp 1242-1253.
54. Tsantes, S, "The Crowded World of 32-bit Microprocessors," Electronics Business, Oct. 15, 1985, pp 63-66.
55. Ulrich, E, "Event Manipulation for Discrete Simulation Requiring Large Numbers of Events," Communications of the ACM, Sept. 1978, pp 777-785.
56. Ulrich, E, "Table Lookup Techniques for Fast and Flexible Digital Logic Simulation," Proc 1980 Design Automation Conf., pp 560-563.
57. Ulrich, E. et al, "High-Speed Concurrent Fault Simulation with Vectors and Scalars," Proc 1983 Design Automation Conf., pp 709-712.
58. VLSI Design Staff, "Logic Simulator Survey," VLSI Design, March, 1985, p 74.
59. VLSI Design Staff, "Review of Hardware Simulation," VLSI Design, August, 1985, pp 122-123.
60. VLSI Systems Design Staff, "1986 Survey of Logic Simulators," VLSI Systems Design, February, 1986, pp 32-40.
61. Zycad, "System Development Engine - SDE -Product Brief," 1985.