A low power digital accumulation technique for digital-domain CMOS TDI image sensor

Sensors (Switzerland)

Volumn 16, Issue 10, 2016, Pages

  Yu, Changwei ^a   Nie, Kaiming ^a   Xu, Jiangtao ^a   Gao, Jing ^a  

^a TIANJIN UNIVERSITY   (China)

Author keywords

Accumulation technique; CMOS TDI image sensor; Coarse quantization; Fine quantization

Indexed keywords

ANALOG TO DIGITAL CONVERSION; ELECTRIC POWER UTILIZATION; IMAGE SENSORS; PIXELS; TIME DELAY;

ACCUMULATION TECHNIQUE; ANALOG TO DIGITAL CONVERTERS; CMOS PROCESSS; COARSE QUANTIZATION; DIGITAL DOMAIN; FINE QUANTIZATION; PIXEL ARRAYS; TIME DELAY INTEGRATION;

CMOS INTEGRATED CIRCUITS;

EID: 84988723417     PISSN: 14248220     EISSN: None     Source Type: Journal    
DOI: 10.3390/s16101572     Document Type: Article

References (23)

1. Farrier, M.G.; Dyck, R.H. A large area TDI image sensor for low light level imaging. IEEE J. Solid-State Circuits 1980, 15, 753–758.
2. Barbe, D.F. Time delay and integration image sensors. In Solid State Imaging; Jespers, P.G., van deWiele, F., White, M.H., Eds.; Noordhoff: Leyden, MA, USA, 1976; pp. 659–671.
3. Wong, H.S.; Yao, Y.L.; Schlig, E.S. TDI charge-coupled devices: Design and applications. IBM J. Res. Dev. 1992, 36, 83–106.
4. Gamal, A.E.; Eltoukhy, H. CMOS image sensors. IEEE Circuits Devices Mag. 2005, 21, 6–20.
5. Mayer, F.; Bugnet, H.; Pesenti, S.; Guicherd, C.; Gili, B.; Bell, R.; Monte, B.D.; Ligozat, T. First Measurements of True Charge Transfer TDI (Time Delay Integration) Using a standard CMOS technology. In Proceedings of the International Conference on Space Optics, Ajaccio, France, 9–12 October 2012.
6. Ercan, A.; Haspeslagh, L.; Munck, K.D.; Minoglou, K.; Lauwers, A.; Moor, P.D. Prototype TDI sensors in embedded CCD in CMOS technology. In Proceedings of the International Image Sensor Workshop, Snowbird Resort, UT, USA, 12–16 June 2013.
7. Moor, P.D.; Robbelein, J.; Haspeslagh, L.; Boulenc, P.; Ercan, A.; Minoglou, K.; Lauwers, A.; Munk, K.D.; Rosmeulen, M. Enhanced time delay integration imaging using embedded CCD in CMOS technology. In Processings of the 2014 IEEE Electron Devices Meeting (IEDM), San Franciscom, CA, USA, 15–17 December 2014.
8. Mayer, F.; Pesenti, S.; Barbier, F.; Bugnet, H.; Endicott, F.; Ligozat, T. CMOS Charge Transfer TDI with Front Side Enhanced Quantum Efficiency. In Proceedings of the International Image Sensor Workshop, Vaals, The Netherlands, 8–11 June 2015.
9. Nie, K.; Yao, S.; Xu, J.; Gao, J. Thirty two-stage CMOS TDI image sensor with on-chip analog accumulator. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 2014, 22, 951–956.
10. Nie, K.; Yao, S.; Xu, J.; Gao, J.; Xia, Y. A 128-stage analog accumulator for CMOS TDI image sensor. IEEE Trans. Circuits Syst. 1. 2014, 61, 1952–1961.
11. Xia, Y.; Nie, K.; Xu, J.; Yao, S. A two-step analog accumulator for CMOS TDI image sensor with temporal undersampling exposure method. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 2016, 34, 1104–1117.
12. Lepage, G.; Dantès, D.; Diels, W. CMOS long linear array for space application. In Proceedings of the International Society for Optical Engineering, San Jose, CA, USA, 17–19 January 2014.
13. Materne, A. CNES developments of key detection technologies to prepare next generation focal planes for high resolution Earth observation. In Proceedings of the International Society for Optical Engineering, Amsterdam, The Netherlands, 22–25 September 2014.
14. Nie, K.; Xu, J.; Gao, Z. A 128-Stage CMOS TDI image sensor with on-chip digital accumulator. IEEE Sens. J. 2016, 16, 1319–1324.
15. Banu, M.; Khoury, J.M.; Tsividis, Y. Fully differential operational amplifiers with accurate output balancing. IEEE J. Solid-State Circuits 1988, 23, 71410–1414.
16. Yavari, M.; Shoaei, O.; Svelto, F. Hybrid cascode compensation for two-stage CMOS operational amplifiers. In Proceedings of the IEEE International Symposium on Circuits and Systems, Kobe, Japan, 23–26 May 2005.
17. Chang, A.H.; Lee, H.S.; Boning, D. A 12 b 50 Ms/s 2.1 mW SAR ADC with redundancy and digital background calibration. In Proceedings of thr IEEE 39th European Solid State Circuits Conference, Bucharest, Romanian, 16–20 September 2013.
18. Doernberg, J.; Gray, P.R.; Hodges, D.A. A 10-bit 5-Msample/s CMOS two-step flash ADC. IEEE J. Solid-State Circuits 1989, 24, 241–249.
19. Lyu, T.; Yao, S.; Nie, K.; Xu, J. A 12-Bit High-Speed Column-Parallel Two-Step Single-Slope Analog-to-Digital Converter (ADC) for CMOS Image Sensors. Sensors 2014, 13, 21603–21625.
20. Lepage, G.; Bogaerts, J.; Meynants, G. Time-delay-integration architectures in CMOS image sensor. IEEE Trans. Electron Devices 2009, 56, 2525–2533.
21. Schreier, R.; Silva, J.; Steensgaard, J.; Temes, G.C. Design-oriented estimation of thermal noise in switch-capacitor circuits. IEEE Trans. Circuits Syst. 1. 2005, 52, 2358–2368.
22. Razavi, B. Design of Analog CMOS Integrated Circuits, 1st ed.; McGraw-Hill: New York, NY, USA, 2000; pp. 471–477.
23. Theuwissen, A. How to Measure Non-Linearity. Available online: http://harvestimaging.com/blog/?p=1125 (accessed on 31 October 2014).