LaPerm: Locality Aware Scheduler for Dynamic Parallelism on GPUs

Proceedings - 2016 43rd International Symposium on Computer Architecture, ISCA 2016

Volumn , Issue , 2016, Pages 583-595

  Wang, Jin ^a   Rubin, Norm ^b   Sidelnik, Albert ^b   Yalamanchili, Sudhakar ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

^b NVIDIA   (United States)

Author keywords

dynamic parallelism; GPU; irregular applications; memory locality; thread block scheduler

Indexed keywords

COMPUTER ARCHITECTURE; PROGRAM PROCESSORS; ROUTERS; SCHEDULING;

BULK SYNCHRONOUS PARALLEL MODELS; IRREGULAR APPLICATIONS; MEMORY HIERARCHY; MEMORY LOCALITY; REFERENCE LOCALITIES; SCHEDULING DECISIONS; SCHEDULING STRATEGIES; THREAD BLOCK SCHEDULER;

MEMORY ARCHITECTURE;

EID: 84988443467     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCA.2016.57     Document Type: Conference Paper

References (41)

1. J. A. Anderson, C. D. Lorenz, and A. Travesset, "General purpose molecular dynamics simulations fully implemented on graphics processing units," Journal of Computational Physics, vol. 227, no. 10, 2008.
2. J. Mosegaard and T. S. Sorensen, "Real-time deformation of detailed geometry based on mappings to a less detailed physical simulation on the GPU," in Proceedings of the 11th Eurographics Conference on Virtual Environments, pp. 105-111, Eurographics Association, 2005.
3. V. Podlozhnyuk, "Black-scholes option pricing," 2007.
4. S. G. Parker, J. Bigler, A. Dietrich, H. Friedrich, J. Hoberock, D. Luebke, D. McAllister, M. McGuire, K. Morley, A. Robison, et al., "Optix: a general purpose ray tracing engine," in ACM Transactions on Graphics (TOG), vol. 29, p. 66, ACM, 2010.
5. NVIDIA, "Cuda dynamic parallelism programming guide," 2015.
6. Khronos, "The opencl specification version 2.0," 2014.
7. T. G. Rogers, M. O'Connor, and T. M. Aamodt, "Cacheconscious wavefront scheduling," in Proceedings of the 45th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-45), 2012.
8. T. G. Rogers, M. O'Connor, and T. M. Aamodt, "Divergenceaware warp scheduling," in Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-46), pp. 99-110, 2013.
9. V. Narasiman, M. Shebanow, C. J. Lee, R. Miftakhutdinov, O. Mutlu, and Y. N. Patt, "Improving GPU performance via large warps and two-level warp scheduling," in Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, (MICRO-44), 2011.
10. A. Jog, O. Kayiran, N. Chidambaram Nachiappan, A. K. Mishra, M. T. Kandemir, O. Mutlu, R. Iyer, and C. R. Das, "Owl: Cooperative thread array aware scheduling techniques for improving gpGPU performance," in Proceedings of the 18th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS'13), 2013.
11. P. Xiang, Y. Yang, and H. Zhou, "Warp-level divergence in GPUs: Characterization, impact, and mitigation," in Proceedings of 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA-20), 2014.
12. O. Kayran, A. Jog, M. T. Kandemir, and C. R. Das, "Neither more nor less: Optimizing thread-level parallelism for gpGPUs," in Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques (PACT'13), 2013.
13. M. Lee, S. Song, J. Moon, J. Kim, W. Seo, Y. Cho, and S. Ryu, "Improving gpGPU resource utilization through alternative thread block scheduling," in Proceedings of 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA-20), 2014.
14. S.-Y. Lee, A. Arunkumar, and C.-J. Wu, "Cawa: coordinated warp scheduling and cache prioritization for critical warp acceleration of gpGPU workloads," in Proceedings of the 42nd Annual International Symposium on Computer Architecture (ISCA-42), 2015.
15. J. Wang and S. Yalamanchili, "Characterization and analysis of dynamic parallelism in unstructured GPU applications," in Proceedings of 2014 IEEE International Symposium on Workload Characterization (IISWC'14), 2014.
16. J. Wang, N. Rubin, A. Sidelnik, and S. Yalamanchili, "Dynamic thread block launch: A lightweight execution mechanism to support irregular applications on GPUs," in Proceedings of the 42nd Annual International Symposium on Computer Architecuture (ISCA-42), 2015.
17. G. Chen and X. Shen, "Free launch: Optimizing GPU dynamic kernel launches through thread reuse," in Proceedings of the 48th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-48), 2015.
18. Y. Yang and H. Zhou, "Cuda-np: Realizing nested threadlevel parallelism in gpGPU applications," in Proceedings of the 19th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPoPP'14), 2014.
19. J. Kim and C. Batten, "Accelerating irregular algorithms on gpGPUs using fine-grain hardware worklists," in Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-47), 2014.
20. S. Beamer, K. Asanovic, and D. Patterson, "Locality exists in graph processing: Workload characterization on an ivy bridge server," in Proceedings of the 2015 IEEE International Symposium on Workload Characterization (IISWC'15), 2015.
21. M. Rhu, M. Sullivan, J. Leng, and M. Erez, "A localityaware memory hierarchy for energy-efficient GPU architectures," in Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-46), 2013.
22. S. Che, J. W. Sheaffer, M. Boyer, L. G. Szafaryn, L. Wang, and K. Skadron, "A characterization of the rodinia benchmark suite with comparison to contemporary cmp workloads," in Proceedings of 2010 IEEE International Symposium o nWorkload Characterization (IISWC'10), 2010.
23. NVIDIA, "Cuda c programming guide," 2015.
24. I. Tanasic, I. Gelado, J. Cabezas, A. Ramirez, N. Navarro, and M. Valero, "Enabling preemptive multiprogramming on GPUs," in Proceeding of the 41st Annual International Symposium on Computer Architecuture (ISCA-41), 2014.
25. NVIDIA, "Nvidia geforce gtx 980 whitepaper," 2014.
26. A. Bakhoda, G. Yuan, W. Fung, H. Wong, and T. Aamodt, "Analyzing cuda workloads using a detailed GPU simulator," in Proceedings of 2009 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS'09), 2009.
27. A. Kuhl, "Thermodynamic states in explosion fields," in 14th International Symposium on Detonation, Coeur d'Alene Resort, ID, USA, 2010.
28. M. Burtscher and K. Pingali, "An efficient cuda implementation of the tree-based barnes hut n-body algorithm," GPU computing Gems Emerald edition, p. 75, 2011.
29. D. Merrill, M. Garland, and A. Grimshaw, "Scalable GPU graph traversal," in Proceedings of the 17th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPoPP'12), 2012.
30. D. A. Bader, H. Meyerhenke, P. Sanders, and D. Wagner, "10th dimacs implementation challenge: Graph partitioning and graph clustering," 2011.
31. J. Cohen and P. Castonguay, "Efficient graph matching and coloring on the GPU," in GPU Technology Conference, 2012.
32. L. Wang, S. Chen, Y. Tang, and J. Su, "Gregex: Gpu based high speed regular expression matching engine," in Innovative Mobile and Internet Services in Ubiquitous Computing (IMIS), 2011 Fifth International Conference on, pp. 366-370, IEEE, 2011.
33. J. McHugh, "Testing intrusion detection systems: a critique of the 1998 and 1999 darpa intrusion detection system evaluations as performed by lincoln laboratory," ACM Transactions on Information and System Security, vol. 3, no. 4, pp. 262-294, 2000.
34. C. H. Nadungodage, Y. Xia, J. J. Lee, M. Lee, and C. S. Park, "Gpu accelerated item-based collaborative filtering for bigdata applications," in Proceedings of 2013 IEEE International Conference on Big Data, 2013.
35. J. L. Herlocker, J. A. Konstan, A. Borchers, and J. Riedl, "An algorithmic framework for performing collaborative filtering," in Proceedings of the 22nd Annual International ACM SIGIR Conference on Research and Development in Information Retrieval, 1999.
36. G. Diamos, H. Wu, J. Wang, A. Lele, and S. Yalamanchili, "Relational algorithms for multi-bulk-synchronous processors," in Proceedings of the 18th ACM SIGPLAN Symposium on Principles andPractice of Parallel Programming (PPoPP'13), 2013.
37. M. Kulkarni, M. Burtscher, C. Cascaval, and K. Pingali, "Lonestar: A suite of parallel irregular programs," in Proceedings of 2009 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS'09), 2009.
38. M. Steffen and J. Zambreno, "Improving simt efficiency of global rendering algorithms with architectural support for dynamic micro-kernels," in Proceedings of the 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-43), 2010.
39. L. Bergstrom and J. Reppy, "Nested data-parallelism on the GPU," in ACM SIGPLAN Notices, vol. 47, pp. 247-258, ACM, 2012.
40. M. S. Orr, B. M. Beckmann, S. K. Reinhardt, and D. A. Wood, "Fine-grain task aggregation and coordination on GPUs," in Proceedings of the 41st Annual International Symposium on Computer Architecuture (ISCA-41), 2014.
41. H. Lee, K. Brown, A. Sujeeth, T. Rompf, and K. Olukotun, "Locality-aware mapping of nested parallel patterns on GPUs," in Proceedings of the 47th International Symposium on Microarchitecture (MICRO-47), 2014.