Contrasting Characteristics and Cache Performance of Technical and Multi-User Commercial Workloads

ACM SIGPLAN Notices

Volumn 29, Issue 11, 1994, Pages 145-156

  Maynard, Ann Marie Grizzaffi ^a   Donnelly, Colette M ^a   Olszewski, Bret R ^a  

^a IBM   (United States)

Author keywords

Cache performance; commercial workloads; memory subsystems; operating system activity; technical applications

Indexed keywords

EID: 84976803418     PISSN: 03621340     EISSN: 15581160     Source Type: Journal    
DOI: 10.1145/195470.195524     Document Type: Article

References (21)

1. Anant Agarwal, “Analysis of Cache Performance for Operating Systems and Multiprogramming”, ACM Transactions on Computer Systems, Vol. 6. No. 4, Nov. 1988.
2. James Bell and David Casasent, “An Investigation of Alternative Cache Organizations”, IEEE Transactions on Computers, Vol. C-23. No. 4, April 1974, p. 346-351.
3. Anita Borg, R.E. Kessler, Georgia Lazana, and David W. Wall, “Long Address Traces from RISC Machines: Generation and Analysis”, WRL Research Report 89/14, DEC Research Lab, Sept. 1989.
4. J. Bradley Chen and Brian N. Bershad, “The Impact of Operating System Structure on Memory System Performance”, Operating Systems Review, Vol. 27., No. 5, Dec. 1993.
5. Douglas W. Clark, “Cache Performance in the VAX-11/780”, ACM Transactions on Computer Systems, Vol. 1., No. 1, Feb. 1983.
6. Thomas M. Conte and Wenmei W. Hwu, “Benchmark Characterization”, Computer, January 1991, pp 48-56.
7. Zarka Cvetanovic and Dileep Bhandarkar, “Characterization of Alpha Performance using TP and SPEC Workloads”, Proceedings of the 21th International Symposium on Computer Architecture, Chicago, Illinois, April 18-21, 1994.
8. M. Franklin, W. Alexander, R. Jauhari, A. M. G. Maynard, and B. R. Olszewski, “Commercial Workload Performance in the IBM POWER2 RISC System/6000 Processor,” IBM Journal of Research and Development, Vol. 38, No. 4, July 1994.
9. Jeffrey D. Gee, Mark D. Hill, Dionisios N. Pnevmatikatos, Alan Jay Smith, “Cache Performance of the SPEC92 Benchmark Suite”, IEEE Micro, Aug. 1993, p. 17-27.
10. John L. Hennessy and David A. Patterson, “Computer Architecture: A Quantitative Approach”, Morgan Kaufmann Publishers, Inc., 1990.
11. Norma P. Jouppi, “Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers”, 17th Annual International Symposium on Computer Architecture, Seattle, Washington, May 1990.
12. Ann Marie Grizzaffi Maynard, Colette M. Donnelly, Bret R. Olszewski, “Contrasting Characteristics and Cache Performance of Technical and Multi-User Commercial Workloads”, IBM Technical Report, 1994. (submitted for publication)
13. John J. McGrory II, Alexander Carlton, and Bradley J. Askins, “Transaction Processing Performance on PA-RISC Commercial Unix Systems”, COMPCON, Spring 1992, 37th IEEE Computer Society International Conference, San Francisco, CA., Feb. 1992, p. 199-206.
14. M. Misra, ed., IBM RISC System/6000 Technology, IBM Corporation, 1990, IBM Publication SA 23-2619.
15. A. Poursepanj et al., “The PowerPC(tm) 603 Microprocessor: Performance Analysis and Design Trade-offs,” Proceedings of COMPCON 1994, February 1994.
16. Cache and Memory Hierarchy Design: A Performance Directed Approach, Morgan Kaufmann Publishers, Inc., 1990.
17. Alan Jay Smith, “Cache Memories”, Computing Surveys, Vol. 14, No. 3, Sept. 1982.
18. Alan Jay Smith, “Cache Evaluations and the Impact of Workload Choice”, 12th Annual International Symposium on Computer Architecture Conference Proceedings, Boston, MA, June 17-19, 1985.
19. SPEC Newsletter, Vol. 3., No. 4, December 1991, pp 18-21.
20. Chriss Stephens, Bryce Cogswell, John Heinlein, Gregory Palmer, and John P. Shen, “Instruction Level Profiling and Evaluation of the IBM RISC System/60000”, Proceedings of the 18th International Symposium on Computer Architecture, Toronto, Canada, May 1991.
21. Josep Torrellas, Anoop Gupta, and John Hennessy, “Characterizing the Caching and Synchronization Performance of a Multiprocessor Operating System”, Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, Boston, MA, October 12-15, 1992.