Predicting Conditional Branch Directions from Previous Runs of a Program

ACM SIGPLAN Notices

Volumn 27, Issue 9, 1992, Pages 85-95

  Fisher, Joseph A ^a   Freudenberger, Stefan M ^a  

^a HEWLETT PACKARD LABORATORIES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84976674537     PISSN: 03621340     EISSN: 15581160     Source Type: Journal    
DOI: 10.1145/143371.143493     Document Type: Article

References (21)

1. S. Bandyopadhyay, V. S. Begwani and R. B. Murray. “Compiling for the CRISP microprocessor,” Spring Compcom 87, pp 96-100, IEEE Computer Society, September 1987.
2. D. Bernstein and M. Rodeh. “Global instruction scheduling for superscalar machines,” Proceedings of the SIGPLAN ‘91 Conference on Programming Language Design and Implementation, pp. 241-255, ACM, June 1991.
3. R. P. Colwell, R. P. Nix, J. J. O'Donnell, D. B. Papworth and P. K. Rodman. “A VLIW architecture for a trace scheduling compiler,” Proceedings of the 2nd International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 180-192, Palo Alto, California, ACM and IEEE Computer Society, October 1987.
4. T. M. Conte and W. M. Hwu. “The validity of optimizations based on profile information,” (personal communication of working draft), 1992.
5. P. P. Chang, S. A, Mahlke and W. M. Hwu. “Using profile information to assist classic code optimizations,” (personal communication of paper to be published), 1992.
6. J. R. Ellis. Bulldog: A Compiler For VLIW Architectures, The MIT Press, Cambridge, MA, 1985.
7. J. A. Fisher. “Trace scheduling: A technique for global microcode compaction,” IEEE Transactions on Computers, 30(7), pp. 478-490, July 1981.
8. J. A. Fisher. “Very long instruction word architectures and the ELI-512,” Proceedings of the 10th Annual International Symposium on Computer Architecture, pp. 140-150, Stockholm, Sweden, ACM and IEEE Computer Society, June 1983.
9. S. M. Freudenberger and J. C. Ruttenberg. “Phase ordering of register allocation and instruction scheduling,” to appear in Proceedings of the International Workshop on Code Generation-Concepts, Tools, Techniques, Springer-Verlag, London, UK, 1992.
10. W. Johnson. Superscalar Microprocessor Design, Prentice-Hall, Englewood Cliffs, NJ, 1991.
11. M. Lam. “Software pipelining: an effective scheduling technique for VLIW machines,” Proceedings of the SIGPLAN ‘88 Conference on Programming Language
12. Design and Implementation, pp. 318-327, ACM, June 1988.
13. J. K. F. Lee and A. J. Smith. “Branch prediction strategies and branch target buffer design,” IEEE Computer 17, 1, pp 6-22, January 1984.
14. S. McFarling and J. Hennessy. “Reducing the cost of branches,” Proceedings of the 13th Annual International Symposium on Computer Architecture, pp. 396-403, ACM and IEEE Computer Society, June 1986.
15. S. A. Mahlke, W. Y. Chen, W. W. Hwu, B. R. Rau and M. S. Schlansker. “Sentinel scheduling for VLIW and superscalar processors,” to appear in Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems (this volume), Boston, Massachusetts, ACM and IEEE Computer Society, October 1992.
16. C. G. Ponder and M. C. Shebanow. “An information-theoretic look at branch-prediction,” in Carl Ponder, Studies in Branch Prediction (preprint), #UCRL-ID-106077, Technical Information Department, Lawrence Livermore National Laboratory, Livermore, CA, September 1990.
17. B. R. Rau and C. D. Glaeser. “Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing,” Proceedings of the 14th Annual Workshop on Microprogramming, pp. 183-198, ACM and IEEE Computer Society, October 1981.
18. A. Rogers and K. Li. “Software support for speculative loads,” to appear in Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems (this volume), Boston, Massachusetts, ACM and IEEE Computer Society, October 1992.
19. J. E. Smith. “A study of branch prediction strategies,” Proceedings of the 8th Annual International Symposium on Computer Architecture, pp. 135-148, ACM and IEEE Computer Society, May 1981.
20. D. W. Wall. “Limits of instruction-level parallelism,” Proceedings of the 4th International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 176-188, ACM, April 1991.
21. D. W. Wall. “Predicting program behavior using real or estimated profiles,” Proceedings of the SIGPLAN ‘91 Conference on Programming Language Design and Implementation, pp. 59-70, ACM, June 1991.