Design and implementation of NX message passing using Shrimp virtual memory mapped communication

Proceedings of the International Conference on Parallel Processing

Volumn 1, Issue , 1996, Pages 111-119

  Alpert, R ^a   Dubnicki, C ^a   Felten, E W ^a   Li, Kai ^a  

^a Princeton University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

SHELLFISH;

BANDWIDTH LIMIT; BUFFER MANAGEMENT; COMMUNICATION FACILITIES; DESIGN AND IMPLEMENTATIONS; MESSAGE PASSING INTERFACE; MULTICOMPUTERS; USER LEVELS; VIRTUAL MEMORY;

MESSAGE PASSING;

EID: 84975293946     PISSN: 01903918     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICPP.1996.537151     Document Type: Conference Paper

References (19)

1. MPI-FM version 1.0. http://www.csag.os.uiuc.edu/projects/comm.
2. MPICH-A Portable Implementation of MPI. http://www.inca.anigov/home/lusk/mpich.
3. BCPR Services Inc. EISA Specification, Verswn 3.12, 1992.
4. M. Blumrich, K. Li, R. Alpert, C. Dubnicki, E. Felten, and J. Sandberg. Virtual Memory Mapped Network Interface for the SHRIMP MultI omputers. In Proc. of the SJSt Annual Internct:onal Symposium on Computer Architecture, pages 142-153, July 1994.
5. Matthias Blumrich, Cezary Dubnick, Edward Felten, and Kai Li. Protected, user-level dma for the shrimp network interface. in IEEE 2nd International Symposium on High-Performance Computer Architecture, February 1996. To appear
6. Matthias Bumrich, Cezary Dubnicki, Edward Felten, Kai Li, and Malena Mesariria. Virtual-memory-mapped network interfaces. IEEE MICRO 15(1):21-28, February 1995.
7. Nanette J, I3oden, Danny Cohen, Robert E. Felderman, Alan E. Kulawik, Charles L. Seitz, Jukov N. Seizovic, and Wen-King Su. Myrinet A gigabit-per-second local area network. IEEE Micro, 15(1):29-36, February 1995.
8. William J. Dally and Charles L. Seitz. The torus rcuting chip. Distributed Computing, 1:187-198, 1986.
9. William J. Daily and Charles L. Seitz. Deadlockfree message routing in multiprocessor interconnection jietwoks. IEEE Tansactious on Computers,-36(5):547-553, May 1987.
10. Cezary Duboicki, Liviu Iftode, Edward W. Felten, and Kai Li. Software support for virtual memorymapped communication.To appear in 96 IPPS, May 1996.
11. Edward W Felten, Protocol Compilation: High-Performance Communication for Parallel Programs. PhD thesis, University of Washington, August 1993.
12. Mark Homewood and Moray McLaren. Meiko CS-2 interconnect elan-elite design. In Proceedings of Hot Interconnects 93 Symposium, August
13. Intel Corporation. Express Platforms Technical Product Summary: System Overview, April 1993.
14. Intel Corporation. Pentium Processor Data Book, 1993.
15. S. Pakin, M Lauria, and A. Chien. High performance messaging on workstations. In Proceedings of Supercomputing 95, 1995
16. Paul Pierce. The NX/2 operating system. In Proceedings of 3rd Conference on Hypercube Concurrent Computers and Applications, pages 384-390, January 1988.
17. Paul Pierce. The Paragon implementation of the NX message passing interface. In Proceedings of SHPCC 94, 1994.
18. Avtar Saini. An overview of the Intel Pentium processor. In Compcon Spring 93, pages 60-62, February 1993.
19. Roger Traylor and Dave Dunning. Routing chip set for intel Paragon parallel supercomputer. Iii Proceedings of Hot Chips 92 Symposium, August 1992