Majority-Inverter Graph: A New Paradigm for Logic Optimization

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 35, Issue 5, 2016, Pages 806-819

  Amaru, Luca ^a   Gaillardon, Pierre Emmanuel ^a   De Micheli, Giovanni ^a  

^a EPFL   (Switzerland)

Author keywords

Boolean Algebra; DAG; Design methods and tools; Logic Synthesis; Majority Logic; Optimization

Indexed keywords

ALGEBRA; BENCHMARKING; BOOLEAN ALGEBRA; CODES (SYMBOLS); COMPUTER CIRCUITS; DELAY CIRCUITS; DIRECTED GRAPHS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); GRAPH THEORY; LOGIC DESIGN; LOGIC SYNTHESIS; MAJORITY LOGIC; OPTIMIZATION; RECONFIGURABLE HARDWARE;

ALGEBRAIC OPTIMIZATION; DESIGN METHOD; DIRECTED ACYCLIC GRAPH (DAG); GLOBAL PROPERTIES; LOGIC OPTIMIZATION; OPTIMIZATION QUALITY; PARADIGM SHIFTS; PHYSICAL DESIGN;

LOGIC CIRCUITS;

EID: 84968547865     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2015.2488484     Document Type: Article

References (52)

1. T. Sasao, Switching Theory for Logic Synthesis. Boston, MA, USA: Springer, 1999.
2. (May 2015). ABC Synthesis Tool. [Online]. Available: http://www.eecs.berkeley.edu/~alanmi/abc/
3. L. Amarú, P.-E. Gaillardon, and G. De Micheli, "Majority-inverter graph: A novel data-structure and algorithms for efficient logic optimization," in Proc. DAC, San Francisco, CA, USA, 2014, pp. 1-6.
4. L. Amarú, P.-E. Gaillardon, and G. De Micheli, "Boolean logic optimization in majority-inverter graph," in Proc. DAC, San Francisco, CA, USA, 2015, pp. 1-6.
5. G. De Micheli, Synthesis and Optimization of Digital Circuits. New York, NY, USA: McGraw-Hill, 1994.
6. R. L. Rudell and A. Sangiovanni-Vincentelli, "Multiple-valued minimization for PLA optimization," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 6, no. 5, pp. 727-750, Sep. 1987.
7. R. K. Brayton, R. Rudell, A. Sangiovanni-Vincentelli, and A. R. Wang, "MIS: A multiple-level logic optimization system," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 6, no. 6, pp. 1062-1081, Nov. 1987.
8. E. M. Sentovich et al., "SIS: A system for sequential circuit synthesis," Dept. EECS, Univ. California, Berkeley, CA, USA, Tech. Rep. UCB/ERL M92/41, 1992.
9. C. Yang and M. Ciesielski, "BDS: A BDD-based logic optimization system," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 21, no. 7, pp. 866-876, Jul. 2002.
10. R. Brayton and A. Mishchenko, "ABC: An academic industrial-strength verification tool," in Proc. CAV, Edinburgh, U.K., 2010, pp. 24-40.
11. R. E. Bryant, "Graph-based algorithms for Boolean function manipulation," IEEE Trans. Comput., vol. C-35, no. 8, pp. 677-691, Aug. 1986.
12. A. Mishchenko, S. Chatterjee, and R. Brayton, "DAG-aware AIG rewriting a fresh look at combinational logic synthesis," in Proc. DAC, Austin, TX, USA, 2006, pp. 532-535.
13. A. Mishchenko and R. K. Brayton, "Scalable logic synthesis using a simple circuit structure," in Proc. IWLS, Vail, CO, USA, 2006, pp. 15-22.
14. H. S. Miller and R. O. Winder, "Majority-logic synthesis by geometric methods," IRE Trans. Electron. Comput., vol. EC-11, no. 1, pp. 89-90, Feb. 1962.
15. Y. Tohma, "Decompositions of logical functions using majority decision elements," IEEE Trans. Electron. Comput., vol. EC-13, no. 6, pp. 698-705, Dec. 1964.
16. F. Miyata, "Realization of arbitrary logical functions using majority elements," IEEE Trans. Electron. Comput., vol. EC-12, no. 3, pp. 183-191, Jun. 1963.
17. N. Song and M. A. Perkowski, "EXORCISM-MV-2: Minimization of ESOP expressions for MV input incompletely specified functions," in Proc. MVL, Sacramento, CA, USA, 1993, pp. 132-137.
18. E. J. McCluskey, Jr., "Minimization of Boolean functions," Bell Syst. Tech. J., vol. 35, no. 6, pp. 1417-1444, Nov. 1956.
19. R. K. Brayton and C. McMullen, "The decomposition and factorization of Boolean expressions," in Proc. ISCAS, 1982, pp. 49-54.
20. R. K. Brayton, R. Rudell, A. Sangiovanni-Vincentelli, and A. R. Wang, "MIS: A multiple-level logic optimization system," IEEE J. Technol. Comput. Aided Des., vol. 6, no. 6, pp. 1062-1081, Nov. 1987.
21. R. K. Brayton, G. D. Hachtel, and A. L. Sangiovanni-Vincentelli, "Multilevel logic synthesis," Proc. IEEE, vol. 78, no. 2, pp. 264-300, Feb. 1990.
22. N. Vemuri, P. Kalla, and R. Tessier, "BDD-based logic synthesis for LUT-based FPGAs," ACM Trans. Design Autom. Electron. Syst., vol. 7, no. 4, pp. 501-525, 2002.
23. L. Amaru, P.-E. Gaillardon, and G. De Micheli, "BDS-MAJ: A BDD-based logic synthesis tool exploiting majority decomposition," in Proc. DAC, Austin, TX, USA, 2013, pp. 1-6.
24. A. Mishchenko et al., "Using simulation and satisfiability to compute flexibilities in Boolean networks," IEEE J. Technol. Comput.-Aided Des., vol. 25, no. 12, pp. 743-755, May 2006.
25. S.-C. Chang, M. Marek-Sadowska, and K.-T. Cheng, "Perturb and simplify: Multilevel Boolean network optimizer," IEEE J. Technol. Comput.-Aided Des., vol. 15, no. 12, pp. 1494-1504, Dec. 1996.
26. S.-C. Chang, L. P. P. P. Van Ginneken, and M. Marek-Sadowska, "Circuit optimization by rewiring," IEEE Trans. Comput., vol. 48, no. 9, pp. 962-970, Sep. 1999.
27. R. L. Ashenhurst, "The decomposition of switching functions," in Proc. Int. Symp. Theory Switch., Cambridge, MA, USA, Apr. 1957, pp. 74-116.
28. J. P. Roth and R. M. Karp, "Minimization over Boolean graphs," IBM J. Res. Develop., vol. 6, no. 2, pp. 227-238, Apr. 1962.
29. H. A. Curtis, A New Approach to the Design of Switching Circuits. Princeton, NJ, USA: Van Nostrand, 1962.
30. V. Bertacco and M. Damiani, "Disjunctive decomposition of logic functions," in Proc. ICCAD, San Jose, CA, USA, 1997, pp. 78-82.
31. A. Mishchenko and R. Brayton, "Faster logic manipulation for large designs," in Proc. IWLS, Austin, TX, USA, 2013.
32. E. V. Huntington, "Sets of independent postulates for the algebra of logic," Trans. Amer. Math. Soc., vol. 5, no. 3, pp. 288-309, Jul. 1904.
33. B. Jonsson and A. Tarski, "Boolean algebras with operators. Part I," Amer. J. Math., vol. 73, no. 4, pp. 891-939, Oct. 1951.
34. G. Birkhoff, Lattice Theory. New York, NY, USA: Amer. Math. Soc., 1967.
35. J. R. Isbell, "Median algebra," Trans. Amer. Math. Soc., vol. 260, no. 2, pp. 319-362, Aug. 1980.
36. G. Birkhoff and S. A. Kiss, "A ternary operation in distributive lattices," Bull. Amer. Math. Soc., vol. 53, no. 8, pp. 749-752, 1947.
37. D. E. Knuth, The Art of Computer Programming, vol. 4A. Upper Saddle River, NJ, USA: Addison-Wesley, 2011.
38. M. Krause and P. Pudlák, "On the computational power of depth-2 circuits with threshold and modulo gates," Theor. Comput. Sci., vol. 174, nos. 1-2, pp. 137-156, 1997.
39. S. Muroga, Y. Kambayashi, H. C. Lai, and J. N. Culliney, "The transduction method-design of logic networks based on permissible functions," IEEE Trans. Comput., vol. 38, no. 10, pp. 1404-1424, Oct. 1989.
40. R. E. Lyons and W. Vanderkulk, "The use of triple-modular redundancy to improve computer reliability," IBM J. Res. Develop., vol. 6, no. 2, pp. 200-209, Apr. 1962.
41. I. A. C. Gomes et al., "Methodology for achieving best trade-off of area and fault masking coverage in ATMR," in Proc. LATW, Fortaleza, Brazil, 2014, pp. 1-6.
42. M. Pedram, "Power minimization in IC design: Principles and applications," ACM Trans. Design Autom. Electron. Syst. (TODAES), vol. 1, no. 1, pp. 3-56, 1996.
43. M. Parnas, D. Ron, and A. Samorodnitsky, "Proclaiming dictators and juntas or testing Boolean formulae," in Combinatorial Optimization. Berlin, Germany: Springer, 2001, pp. 273-285.
44. (2015). Majority-Inverter Graph Webpage. [Online]. Available: http://lsi.epfl.ch/MIG
45. K. Bernstein, R. K. Cavin, W. Porod, A. Seabaugh, and J. Welser, "Device and architecture outlook for beyond CMOS switches," Proc. IEEE, vol. 98, no. 12, pp. 2169-2184, Dec. 2010.
46. O. Zografos, L. Amarú, P.-E. Gaillardon, P. Raghavan, and G. De Micheli, "Majority logic synthesis for spin wave technology," in Proc. DSD, Verona, Italy, 2014, pp. 691-694.
47. P. D. Tougaw and C. S. Lent, "Logical devices implemented using quantum cellular automata," J. Appl. Phys., vol. 75, no. 3, pp. 1811-1817, 1994.
48. W. Li, Y. Yang, H. Yan, and Y. Liu, "Three-input majority logic gate and multiple input logic circuit based on DNA strand displacement," Nano Lett., vol. 13, no. 6, pp. 2980-2988, 2013.
49. P.-E. Gaillardon et al., "Computing secrets on a resistive memory array," in Proc. DAC, San Francisco, CA, USA, 2015, pp. 7-11.
50. L. Amarú, P.-E. Gaillardon, and G. De Micheli, "Efficient arithmetic logic gates using double-gate silicon nanowire FETs," in Proc. NEWCAS, Paris, France, 2013, pp. 1-4.
51. A. Mishchenko, R. Brayton, S. Jang, and V. Kravets, "Delay optimization using SOP balancing," in Proc. ICCAD, San Jose, CA, USA, 2011, pp. 375-382.
52. J. P. Fishburn, "A depth-decreasing heuristic for combinational logic; or how to convert a ripple-carry adder into a carry-lookahead adder or anything in-between," in Proc. DAC, Orlando, FL, USA, 1990, pp. 361-364.