Workload characterization: Motivation, goals and methodology

Workload Characterization: Methodology and Case Studies - Based on the 1st Workshop on Workload Characterization

Volumn 1998-November, Issue , 1998, Pages 3-14

  John, L K ^a   Vasudevan, P ^a   Sabarinathan, J ^a  

^a The University of Texas at Austin   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION PROGRAMS; COMPUTER CONTROL SYSTEMS; INTEGRATED CIRCUIT DESIGN; PROGRAM PROCESSORS;

ANALYTICAL PERFORMANCE MODEL; INSTRUCTION LEVEL PARALLELISM; MICRO ARCHITECTURES; PERFORMANCE EVALUATIONS; PERFORMANCE MEASUREMENTS; PROCESSOR MODELING; SYSTEM ARCHITECTURES; WORKLOAD CHARACTERIZATION;

MEMORY ARCHITECTURE;

EID: 84964455214     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/WWC.1998.809354     Document Type: Conference Paper

References (61)

1. A. Agarwal, M. Horowitz, and J. Hennessy, "An analytical cache model", ACM Transactions on Computer Systems, vol. 7, pp. 184-215, May 1989
2. A. K. Agrawala, R. M. Bryant, and J. M. Mohr, "An approach to the workload characterization problem", Computer, vol. 9, pp. 18-32, 1976
3. A. K. Agrawala and J. M. Mohr, "The relationship between the pattern recognition problem and the workload characterization problem", Proceedings of SIGMETRICS/CMG VIII, 1977, pp. 131-139
4. A. Agarwal, R. L. Sites and M. Horowitz, "ATUM: A New Technique for Capturing Address Traces Using Microcode"" Proceedings of the 13th International Symposium on Computer Architecture, June 1986, pp. 119-127.
5. T. Alanko, I. Haikala and P. Kutvonen, "Methodology and Empirical Results of Program Behavior Measurements", Proceedings of the 7th IFIP W. G. 7. 3 International Symposium on Computer Performance, Modeling, Measurement and Evaluation, Toronto, May 1990, pp. 55-66
6. T. M. Austin and G. S. Sohi, "Dynamic Dependency Analysis of Ordinary Programs", Proceedings of the International Symposium on Computer Architecture, 1992, pp. 342-351.
7. L. Barroso, K. Ghorachorloo and E. Bugnion, "Memory System Characterization of Commercial Workloads", Proceedings of the International Symposium on Computer Architecture, 1998, pp. 3-14
8. D. Bhandarkar and J. Ding, "Performance Characterization of the PentiumPro Processor", Proceedings of the 3rd High Performance Computer Architecture Symposium, 1997, pp. 288-297.
9. R. Bhargava, L. K. John, B. L. Evans, R. Radhakrishnan, Evaluating MMX Technology Using DSP and Multimedia Applications, Proceedings of the IEEE Symposium on Microarchitecture(MICRO-31), Dallas, Texas, pp. 37-46, Dec. 1998.
10. B. Black, A. S. Huang, M. H. Lipasti and J. P. Shen, " Can trace-driven simulator accurately predict superscalar performance", Proceedings of International Conference on Computer design (ICCD) 1996, pp. 478-485.
11. J. P. Bradford, and J. Fortes, "Performance and Memory-Access Characterization of Data Mining Applications", Presented at the First Workshop on Workload Characterization, Also in Workload Characterization: Methodology and Case Studies, edited by John and Maynard, IEEE CS Press, 1999
12. T. Conte and W-m W. Hwu, "Benchmark Characterization for Experimental System Evaluation, " Proceedings of the 1990 Hawaii International Conference on System Sciences (HICSS), Vol. I, Architecture Track, pp. 6-18
13. T. M. Conte and C. E. Gimarc, "Fast Simulation of Computer Architectures", Kluwer Academic Publishers, 1995.
14. M. T. Conte, A. R. Trick, J. C. Gyllenhaal, and W-m W. Hwu, "A Study of Code Reuse and Sharing Characteristics of Java Applications", Presented at the First Workshop on Workload Characterization, Also in Workload Characterization: Methodology and Case Studies, edited by John and Maynard, IEEE CS Press, 1999
15. F. Darema-Rogers, G. F. Pfister, and K. So, "Memory Access Patterns of Parallel Scientific Programs", Proceedings of the ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems, Banff, Canada, May 1987, pp. 46-58.
16. J. Dean, J. E. Hicks, C. A. Waldspurger, W. E. Weihl, and G. Chrysos, "ProfileMe: Hardware Support for Instruction-Level Profiling on Out-of-order Processors", Proceedings of the 30th International Symposium on Microarchitecture (Micro-30), December 1-3, 1997, pp. 292-302.
17. P. J. Denning, "The Working Set Model for Program Behavior", Communications of the ACM, Volume II, Number 5, May 1968, pp. 323-333.
18. P. K. Dubey, G. B. Adams, and M. J. Flynn, Instruction Window Size Trade-Offs and Characterization of Program Parallelism, IEEE Transactions on Computers, Vol. 43, No. 4, April 1994, pp. 431-442
19. P. G. Emma and E. S. Davidson, "Characterization of branch and data dependencies in programs for evaluating pipeline performance", RC 11733 52535, Computer Science Dept, IBM T. J. Watson Research Center, Yorktown Heights, NY 1986.
20. M. Evers, S. J. Patel, R. S. Chappell, and Y. N. Patt, "An Analysis of Correlation and Predictability: What makes Two-Level Branch Predictors Work", Proceedings of the International Symposium on Computer Architecture, 1998, pp. 52-61.
21. D. Ferrari, "A performance oriented procedure for modeling interactive workloads", in Experimental Computer Performance Evaluation, D. Ferrari and M. Spadoni, Eds, Amsterdam, The Netherlands: North Holland, 1981, pp. 57-78.
22. W. F. Freiberger, U. Grenander, and P. D. Sampson, "Pattern in Program References", IBM Journal of Research and Development, May 1975, pp. 230-243.
23. J. D. Gee, M. D. Hill, D. N. Pnevmatikatos, A. J. Smith, Cache Performance of the SPEC Benchmark Suite. Technical Report #1049. University of Wisconsin Madison.
24. S. Ghosh, M. Martonosi, and S. Malik, "Cache Miss Equations: An Analytical representation of Cache Misses", Proceedings of the Workshop on Interaction between Compilers and Computer Architectures, Feb 1997, San Antonio, Texas.
25. A. Gonzalez, C. Aliagas and M. Valero, "A data cache with multiple caching strategies tuned to different types of locality", Proceedings of the International Conference on Supercomputing, 1995, pp. 338-347.
26. B. Grayson, and C. Chase, "Characterizing Instruction Latency for Speculative Issue SMPs: A Case Study of Varying Memory System Performance on the SPLASH-2 Benchmarks", Presented at the First Workshop on Workload Characterization, Also in Workload Characterization: Methodology and Case Studies, edited by John and Maynard, IEEE CS Press, 1999
27. Hammerstrom, Davidson, "Information Content of CPU memory referencing behavior", 4th Annual Symposium on Computer Architecture, March 1977, pp. 184-192.
28. R. B. Hagman and R. S. Fabry, "Program Page Reference Patterns", Proceedings of the 1982 ACM Sigmetrics Conference on Measurements and Modeling of Computer Systems, Seattle, WA, 1982, pp. 20-29.
29. D. J. Hatfield, "Experiments on Page Size, Program Access Patterns and Virtual Memory Performance", IBM Journal of R & D, Vol. 16, No. 1, Jan 1972, pp. 58-66.
30. G. Haring, " On state-dependent workload characterization by software resources", in Performance Evaluation Review, 11, Proceedings of 1982 ACM SIGMETRICS Conf. Meas. Modeling Computer Systems, pp. 51-57.
31. G. Haring, "On stochastic models of interactive workloads", in PERFORMANCE '83. A. K. Agrawala and S. K. Tripathi, Eds, Amsterdam, The Netherlands: North-Holland, 1983, pp. 133-152.
32. P. Heidelberger and S. S. Lavenberg, Computer Performance Evaluation Methodology, IEEE Transactions on Computers, Dec 1984, pp. 1195-1220
33. V. S. Iyengar, L. H. Trevillyan, P. Bose, Representative Traces for Processor Models with Infinite Cache, Proceedings of HPCA-2, 1996.
34. Raj Jain, "The Art of Computer Systems Performance Analysis: Techniques for Experimental Design, Measurement, Simulation, and Modeling, " Wiley-Interscience, New York, NY, April 1991
35. L. K. John, V. Reddy, P. Hulina, and L. Coraor, "Program Balance and its Impact on High Performance RISC Architectures, Proceedings of the International Symposium on High Performance Computer Architecture, pp. 370-379, Jan. 1995.
36. J. Kalamatianos, R. Chaiken, and D. Kaeli, "Parameter Value Characterization of Windows NTbased Applications", Presented at the First Workshop on Workload Characterization, Also in Workload Characterization: Methodology and Case Studies, edited by John and Maynard, IEEE CS Press, 1999
37. K. Keeton, D. A. Patterson, Y. Q. He, R. C. Raphael and W. E. Baker, "Performance Characterization of a Quad Pentium Pro SMP Using OLTP Workloads", Proceedings of the International Symposium on Computer Architecture, 1998, pp. 15-26
38. J-S Kim, X. Qin, and Y. Hsu, "Memory Characterization of a Parallel Data Mining Workload", Presented at the First Workshop on Workload Characterization, Also in Workload Characterization: Methodology and Case Studies, edited by John and Maynard, IEEE CS Press, 1999
39. C. M. Krishna, "Performance Modeling for Computer Architects, " IEEE Computer Society Press
40. L. Kurian (John) "Issues in the Design of a Decoupled Architecture for a RISC Environment", Ph. D dissertation, The Pennsylvania State University, August 1993.
41. D. Lee, P. Crowley, J. Baer, T. Anderson and B. E. Bershad, "Execution Characteristics of Desktop Applications on Windows NT", Proceedings of the International Symposium on Computer Architecture, 1998, pp. 27-38.
42. J. L. Lo, L. A. Barroso, S. J. Eggers, K. Gharachorloo, H. M. Levy and S. S. Parekh, "An Analysis of Database Workload Performance on Simultaneous Multithreaded Processors", Proceedings of the International Symposium on Computer Architecture, 1998, pp. 39-50.
43. Yong Luo, and Kirk W. Cameron, "Instructionlevel Characterization of Scientific Computing Applications using Hardware Performance Counters", Presented at the First Workshop on Workload Characterization, Also in Workload Characterization: Methodology and Case Studies, edited by John and Maynard, IEEE CS Press, 1999
44. A. Mendelson, D. Thiebaut and D. K. Pradhan, "Modeling Live and Dead Lines in Cache Memory Systems", IEEE Transactions on Computers, Vol. 42, No. 1, Jan 1993.
45. T. C. Mowry and C-K Luk, "Predicting Data Cache Misses in Non-Numeric Applications Through Correlation Profiling", Proceedings of the 30th International Symposium on Microarchitecture (Micro-30), December 1-3, 1997, pp. 314-320.
46. D. B. Noonburg and J. P. Shen, A Framework for Statistical Modeling of Superscalar Processor Performance, Proceedings of the 3rd International Symposium on High Performance Computer Architecture (HPCA), 1997pp. 298-309.
47. Ali Poursepanj and David Christie, "Generation of 3D Graphics Workload for System Performance Analysis", Presented at the First Workshop on Workload Characterization, Also in Workload Characterization: Methodology and Case Studies, edited by John and Maynard, IEEE CS Press, 1999
48. R. Radhakrishnan and L. John, "Execution Characteristics of Object Oriented Programs on the UltraSPARC-II, Proceedings of the 5th International Conference on High Performance Computing, Dec. 1998.
49. R. Radhakrishnan, and F. L. Rawson, "Characterizing the Behavior of Windows NT Web Server Workloads using Processor Performance Counters", Presented at the First Workshop on Workload Characterization, Also in Workload Characterization: Methodology and Case Studies, edited by John and Maynard, IEEE CS Press, 1999
50. F. J. Sanchez and A. Gonzalez, Data Locality Analysis of the SPECfp95, Digest of Performance Analysis and its Impact on design (PAID) Workshop conducted in conjunction with ISCA-98, Spain, Barcelona. pp. 78-84.
51. A. Singh and Z. Segall, "Synthetic Workload generation for experimenting with multiprocessors", Proceedings of the 3rd International Conference on Distributed Computing Systems, 1982, pp. 778-785.
52. Transparencies from Jim Smith's talk on Modeling Superscalar Processors via Statistical Simulation, authored by Richard Carl and Jim Smith, PAID Workshop, Barcelona, Spain, 1998.
53. J. R. Spirn and P. J. Denning, "Experiments with Program Locality", The Fall Joint Computer Conference, 1972, pp. 611-621.
54. D. J. Sorin, V. S. Pai, S. V. Adve, M. K. Vernon, D. A. Wood, "Analytic Evaluation of Shared Memory Systems with ILP Processors", Proceedings of the 25th Annual International Symposium on Computer Architecture, June 1998, pp. 380-391
55. K. Sreenivasan and A. J. Kleinman, "On the construction of a representative synthetic workload", Communications of the ACM, vol. 17,-p. 127-133, 1974.
56. D. Thiebaut and H. S. Stone, "Footprints in the Cache", ACM Transactions on Computer Systems, Vol. 5, No. 4, Nov. 1987, pp. 305-329.
57. K. S. Trivedi, Probability and Statistics with Reliability, Queueing and Computer Science Applications", Englewood Cliff: Prentice Hall, 1982
58. R. P. Weicker, "An Overview of Common Benchmarks", IEEE Computer magazine, December 1990, pp. 65-75
59. W. S. Wong and R. J. T. Morris, Benchmark Synthesis Using the LRU Cache Hit Function, IEEE Transactions on Computers, Vol. 37, No. 6, June 1988, pp. 637-645.
60. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh and A. Gupta, "The SPLASH-2 Programs: Characterization and Methodological Considerations", Proceedings of the 22nd International Symposium on Computer Architecture, pages 24-36, June 1995.
61. J. Zahorjan, " Workload representation in queueing models of computer systems", in Performance Evaluation Review Special Issue, Proc 1983 ACM Sigmetrics Conf measurement and Modeling of Computer Systems, pp. 70-81.