Accelerating architectural simulation via statistical techniques: A survey

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 35, Issue 3, 2016, Pages 433-446

  Guo, Qi ^a   Chen, Tianshi ^b   Chen, Yunji ^b   Franchetti, Franz ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

^b INSTITUTE OF COMPUTING TECHNOLOGY   (China)

Author keywords

Architectural simulation; Design space exploration; Regression; Statistical methods

Indexed keywords

ARCHITECTURAL DESIGN; COMPUTER ARCHITECTURE; SIMULATORS; SURVEYS;

ARCHITECTURAL SIMULATION; ARCHITECTURE ASSESSMENT; DESIGN SPACE EXPLORATION; HIGH-LEVEL ABSTRACTION; IMPLICATIONS FOR FUTURES; REGRESSION; STATE-OF-THE-ART APPROACH; STATISTICAL TECHNIQUES;

STATISTICAL METHODS;

EID: 84963747320     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2015.2481796     Document Type: Article

References (122)

1. J. J. Yi et al., "The future of simulation: A field of dreams," Computer, vol. 39, no. 11, pp. 22-29, Nov. 2006.
2. P. Bohrer et al., "Mambo: A full system simulator for the PowerPC architecture," ACM SIGMETRICS Perform. Eval. Rev., vol. 31, no. 4, pp. 8-12, Mar. 2004.
3. PowerPC 405GP Embedded Processor Users Manual, IBM Corp., Research Triangle Park, NC, USA, 2000.
4. R. Bedicheck, "SimNow: Fast platform simulation purely in software," in Proc. Hot Chips, Aug. 2004. [Online]. Available: http://www.hotchips.org/wp-content/uploads/hc-archives/hc16/2-Mon/ 15-HC16-Sess4-Pres1-bw.pdf
5. M. Pellauer, M. Adler, M. Kinsy, A. Parashar, and J. Emer, "HAsim: FPGA-based high-detail multicore simulation using time-division multiplexing," in Proc. HPCA, San Antonio, TX, USA, 2011, pp. 406-417.
6. J. E. Miller et al., "Graphite: A distributed parallel simulator for multicores," in Proc. HPCA, Bengaluru, India, 2010, pp. 1-12.
7. D. Genbrugge, S. Eyerman, and L. Eeckhout, "Interval simulation: Raising the level of abstraction in architectural simulation," in Proc. HPCA, Bengaluru, India, 2010, pp. 1-12.
8. T. E. Carlson, W. Heirman, and L. Eeckhout, "Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulation," in Proc. SC, Seatle, WA, USA, 2011, pp. 1-12.
9. K. Wang, Y. Zhang, H. Wang, and X. Shen, "Parallelization of IBM mambo system simulator in functional modes," SIGOPS Oper. Syst. Rev., vol. 42, no. 1, pp. 71-76, Jan. 2008.
10. J. Chen, M. Annavaram, and M. Dubois, "SlackSim: A platform for parallel simulations of CMPs on CMPs," ACM SIGARCH Comput. Archit. News, vol. 37, no. 2, pp. 20-29, May 2009.
11. D. Chiou et al., "FPGA-accelerated simulation technologies (FAST): Fast, full-system, cycle-accurate simulators," in Proc. MICRO, Chicago, IL, USA, 2007, pp. 249-261.
12. E. S. Chung et al., "ProtoFlex: Towards scalable, full-system multiprocessor simulations using FPGAs," ACM Trans. Reconfig. Tech. Syst., vol. 2, no. 2, Jun. 2009, Art. ID 15.
13. Z. Tan et al., "RAMP gold: An FPGA-based architecture simulator for multiprocessors," in Proc. DAC, Anaheim, CA, USA, 2010, pp. 463-468.
14. S. Takamaeda-Yamazaki, R. Sasakawa, Y. Sakaguchi, and K. Kise, "An FPGA-based scalable simulation accelerator for tile architectures," SIGARCH Comput. Archit. News, vol. 39, no. 4, pp. 38-43, Sep. 2011.
15. M. Wong, "C++ benchmarks in SPEC CPU2006," SIGARCH Comput. Archit. News CAN, vol. 35, no. 1, pp. 77-83, Mar. 2007.
16. A. Rico et al., "Trace-driven simulation of multithreaded applications," in Proc. ISPASS, Austin, TX, USA, 2011, pp. 87-96.
17. D. Burger and T. M. Austin, "The SimpleScalar tool set, version 2.0," Dept. Comput. Sci., Univ. Wisconsin-Madison, Madison, WI, USA, Tech. Rep. 1342, Jun. 1997.
18. C. J. Hughes, V. S. Pai, P. Ranganathan, and S. V. Adve, "Rsim: Simulating shared-memory multiprocessors with ILP processors," Computer, vol. 35, no. 2, pp. 40-49, Feb. 2002.
19. P. S. Magnusson et al., "Simics: A full system simulation platform," Computer, vol. 35, no. 2, pp. 50-58, Feb. 2002.
20. M. M. K. Martin et al., "Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset," SIGARCH Comput. Archit. News, vol. 33, no. 4, pp. 92-99, Nov. 2005.
21. N. Binkert et al., "The gem5 simulator," SIGARCH Comput. Archit. News, vol. 39, no. 2, pp. 1-7, May 2011.
22. N. L. Binkert et al., "The M5 simulator: Modeling networked systems," IEEE Micro, vol. 26, no. 4, pp. 52-60, Jul./Aug. 2006.
23. A. Patel, F. Afram, S. Chen, and K. Ghose, "MARSS: A full system simulator for multicore x86 CPUs," in Proc. DAC, New York, NY, USA, 2011, pp. 1050-1055.
24. M. T. Yourst, "PTLsim: A cycle accurate full system x86-64 microarchitectural simulator," in Proc. ISPASS, San Jose, CA, USA, 2007, pp. 23-34.
25. C.-K. Luk et al., "Pin: Building customized program analysis tools with dynamic instrumentation," in Proc. PLDI, Chicago, IL, USA, 2005, pp. 190-200.
26. A. Jaleel, R. S. Cohn, C.-K. Luk, and B. Jacob, "CMP$im: A pin-based on-the-fly multi-core cache simulator," in Proc. MOBS, Beijing, China, Jun. 2008. [Online]. Available: http://eng.umd.edu/∼blj/ papers/mobs2008.pdf
27. D. Sanchez and C. Kozyrakis, "ZSim: Fast and accurate microarchitectural simulation of thousand-core systems," in Proc. ISCA, Tel Aviv, Israel, 2013, pp. 475-486.
28. N. Chitlur et al., "QuickIA: Exploring heterogeneous architectures on real prototypes," in Proc. HPCA, New Orleans, LA, USA, 2012, pp. 1-8.
29. J. Chan, G. Hendry, A. Biberman, K. Bergman, and L. P. Carloni, "PhoenixSim: A simulator for physical-layer analysis of chip-scale photonic interconnection networks," in Proc. DATE, Dresden, Germany, 2010, pp. 691-696.
30. P. S. Magnusson and J. Montelius, "Performance debugging and tuning using an instruction-set simulator," Swedish Inst. Comput. Sci., Kista, Sweden, Tech. Rep. T97:02, 1997.
31. L. Albertsson and P. S. Magnusson, "Using complete system simulation for temporal debugging of general purpose operating systems and workload," in Proc. MASCOTS, San Francisco, CA, USA, 2000, pp. 191-198.
32. R. E. Wunderlich, T. F. Wenisch, B. Falsafi, and J. C. Hoe, "SMARTS: Accelerating microarchitecture simulation via rigorous statistical sampling," in Proc. ISCA, San Diego, CA, USA, 2003, pp. 84-95.
33. A. R. Alameldeen and D. A. Wood, "Variability in architectural simulations of multi-threaded workloads," in Proc. HPCA, Anaheim, CA, USA, 2003, pp. 7-18.
34. T. Chen et al., "Statistical performance comparisons of computers," in Proc. HPCA, New Orleans, LA, USA, 2012, pp. 1-12.
35. T. M. Mitchell, Machine Learning. New York, NY, USA: McGraw-Hill, 1997.
36. R. Bitirgen, E. Ipek, and J. F. Martinez, "Coordinated management of multiple interacting resources in chip multiprocessors: A machine learning approach," in Proc. MICRO, Lake Como, Italy, 2008, pp. 318-329.
37. J. Li et al., "Machine learning based online performance prediction for runtime parallelization and task scheduling," in Proc. ISPASS, Boston, MA, USA, 2009, pp. 89-100.
38. C. Dubach, T. M. Jones, E. V. Bonilla, and M. F. P. O'Boyle, "A predictive model for dynamic microarchitectural adaptivity control," in Proc. MICRO, Atlanta, GA, USA, 2010, pp. 485-496.
39. E. Ipek, O. Mutlu, J. F. Martinez, and R. Caruana, "Self-optimizing memory controllers: A reinforcement learning approach," in Proc. ISCA, Beijing, China, 2008, pp. 39-50.
40. A. J. KleinOsowski and D. J. Lilja, "MinneSPEC: A new SPEC benchmark workload for simulation-based computer architecture research," Comput. Arch. Lett., vol. 1, no. 1, pp. 1-4, Jan./Dec. 2002.
41. L. Eeckhout, H. Vandierendonck, and K. De Bosschere, "Designing computer architecture research workloads," Computer, vol. 36, no. 2, pp. 65-71, Feb. 2003.
42. W. C. Hsu, H. Chen, P. C. Yew, and H. Chen, "On the predictability of program behavior using different input data sets," in Proc. INTERACT, Cambridge, MA, USA, 2002, pp. 45-53.
43. S. Nussbaum and J. E. Smith, "Modeling superscalar processors via statistical simulation," in Proc. PACT, Barcelona, Spain, 2001, pp. 15-24.
44. L. Eeckhout, S. Nussbaum, J. E. Smith, and K. De Bosschere, "Statistical simulation: Adding efficiency to the computer designer's toolbox," IEEE Micro, vol. 23, no. 5, pp. 26-38, Sep./Oct. 2003.
45. M. Oskin, F. T. Chong, and M. Farrens, "HLS: Combining statistical and symbolic simulation to guide microprocessor designs," in Proc. ISCA, Vancouver, BC, Canada, 2000, pp. 71-82.
46. L. Eeckhout, R. H. Bell, Jr., B. Stougie, K. De Bosschere, and L. K. John, "Control flow modeling in statistical simulation for accurate and efficient processor design studies," in Proc. ISCA, Munchen, Germany, Jun. 2004, pp. 350-361.
47. K. Skadron, M. Martonosi, and D. W. Clark, "Speculative updates of local and global branch history: A quantitative analysis," J. Instr. Level Parallel., vol. 2, pp. 589-598, Jan. 2000.
48. D. Genbrugge and L. Eeckhout, "Statistical simulation of chip multiprocessors running multi-program workloads," in Proc. ICCD, Lake Tahoe, CA, USA, 2007, pp. 464-471.
49. D. Genbrugge and L. Eeckhout, "Chip multiprocessor design space exploration through statistical simulation," IEEE Trans. Comput., vol. 58, no. 12, pp. 1668-1681, Dec. 2009.
50. C. Hughes and T. Li, "Accelerating multi-core processor design space evaluation using automatic multi-threaded workload synthesis," in Proc. IISWC, Seattle, WA, USA, 2008, pp. 163-172.
51. A. Bakhoda, G. L. Yuan, W. W. L. Fung, H. Wong, and T. M. Aamodt, "Analyzing CUDA workloads using a detailed GPU simulator," in Proc. ISPASS, Boston, MA, USA, 2009, pp. 163-174.
52. Z. Yu et al., "Accelerating GPGPU architecture simulation," in Proc. SIGMETRICS, Pittsburgh, PA, USA, 2013, pp. 331-332.
53. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder, "Automatically characterizing large scale program behavior," in Proc. ASPLOS, San Jose, CA, USA, 2002, pp. 45-57.
54. T. Sherwood, S. Sair, and B. Calder, "Phase tracking and prediction," in Proc. ISCA, San Diego, CA, USA, 2003, pp. 336-349.
55. G. Hamerly, E. Perelman, J. Lau, B. Calder, and T. Sherwood, "Using machine learning to guide architecture simulation," J. Mach. Learn. Res., vol. 7, pp. 343-378, Feb. 2006.
56. M. Van Biesbrouck, T. Sherwood, and B. Calder, "A co-phase matrix to guide simultaneous multithreading simulation," in Proc. ISPASS, Austin, TX, USA, 2004, pp. 45-56.
57. H. Patil et al., "Pinpointing representative portions of large Intel Itanium programs with dynamic instrumentation," in Proc. MICRO, Portland, OR, USA, 2004, pp. 81-92.
58. J.-C. Huang, L. Nai, H. Kim, and H.-H. S. Lee, "TBPoint: Reducing simulation time for large-scale GPGPU kernels," in Proc. IPDPS, Phoenix, AZ, USA, 2014, pp. 437-446.
59. T. M. Conte, M. A. Hirsch, and K. N. Menezes, "Reducing state loss for effective trace sampling of superscalar processors," in Proc. ICCD, Austin, TX, USA, 1996, pp. 468-477.
60. R. E. Wunderlich, T. F. Wenisch, B. Falsafi, and J. C. Hoe, "Statistical sampling of microarchitecture simulation," ACM Trans. Model. Comput. Simulat., vol. 16, no. 3, pp. 197-224, Jul. 2006.
61. T. F. Wenisch, R. E. Wunderlich, B. Falsafi, and J. C. Hoe, "TurboSMARTS: Accurate microarchitecture simulation sampling in minutes," in Proc. SIGMETRICS, Banff, AB, Canada, 2005, pp. 408-409.
62. N. Hardavellas et al., "SimFlex: A fast, accurate, flexible full-system simulation framework for performance evaluation of server architecture," SIGMETRICS Perform. Eval. Rev., vol. 31, no. 4, pp. 31-35, 2004.
63. T. F. Wenisch et al., "SimFlex: Statistical sampling of computer system simulation," IEEE Micro, vol. 26, no. 4, pp. 18-31, Jul./Aug. 2006.
64. E. K. Ardestani and J. Renau, "ESESC: A fast multicore simulator using time-based sampling," in Proc. HPCA, Shenzhen, China, 2013, pp. 448-459.
65. T. E. Carlson, W. Heirman, and L. Eeckhout, "Sampled simulation of multi-threaded applications," in Proc. ISPASS, Austin, TX, USA, 2013, pp. 2-12.
66. T. E. Carlson, W. Heirman, K. Van Craeynest, and L. Eeckhout, "BarrierPoint: Sampled simulation of multi-threaded applications," in Proc. ISPASS, Monterey, CA, USA, 2014, pp. 2-12.
67. L. Eeckhout, H. Vandierendonck, and K. De Bosschere, "Workload design: Selecting representative program-input pairs," in Proc. PACT, Charlottesville, VA, USA, 2002, pp. 83-94.
68. L. Eeckhout, J. Sampson, and B. Calder, "Exploiting program microarchitecture independent characteristics and phase behavior for reduced benchmark suite simulation," in Proc. IISWC, Austin, TX, USA, 2005, pp. 2-12.
69. A. Joshi, A. Phansalkar, L. Eeckhout, and L. K. John, "Measuring benchmark similarity using inherent program characteristics," IEEE Trans. Comput., vol. 55, no. 6, pp. 769-782, Jun. 2006.
70. K. Hoste et al., "Performance prediction based on inherent program similarity," in Proc. PACT, San Francisco, CA, USA, 2006, pp. 114-122.
71. D. Shelepov et al., "HASS: A scheduler for heterogeneous multicore systems," ACM SIGOPS Oper. Syst. Rev., vol. 43, no. 2, pp. 66-75, 2009.
72. Y. Chen et al., "Evaluating iterative optimization across 1000 datasets," in Proc. PLDI, Toronto, ON, Canada, 2010, pp. 448-459.
73. J. J. Yi, D. J. Lilja, and D. M. Hawkins, "A statistically rigorous approach for improving simulation methodology," in Proc. HPCA, Anaheim, CA, USA, 2003, pp. 281-291.
74. A. Phansalkar, A. Joshi, and L. K. John, "Subsetting the SPEC CPU2006 benchmark suite," SIGARCH Comput. Archit. News, vol. 35, no. 1, pp. 69-76, 2007.
75. A. Phansalkar, A. Joshi, and L. K. John, "Analysis of redundancy and application balance in the SPEC CPU2006 benchmark suite," in Proc. ISCA, San Diego, CA, USA, 2007, pp. 412-423.
76. Z. Jin and A. C. Cheng, "Improve simulation efficiency using statistical benchmark subsetting: An implantBench case study," in Proc. DAC, Anaheim, CA, USA, 2008, pp. 970-973.
77. Z. Jin and A. C. Cheng, "Evolutionary benchmark subsetting," IEEE Micro, vol. 28, no. 6, pp. 20-36, Nov./Dec. 2008.
78. Z. Jin and A. C. Cheng, "SubsetTrio: An evolutionary, geometric, and statistical benchmark subsetting framework," ACM Trans. Model. Comput. Simulat., vol. 21, no. 3, pp. 1-23, 2011.
79. P. J. Joseph, K. Vaswani, and M. J. Thazhuthaveetil, "Construction and use of linear regression models for processor performance analysis," in Proc. HPCA, Austin, TX, USA, 2006, pp. 99-108.
80. P. J. Joseph, K. Vaswani, and M. J. Thazhuthaveetil, "A predictive performance model for superscalar processors," in Proc. MICRO, Orlando, FL, USA, 2006, pp. 161-170.
81. B. C. Lee and D. M. Brooks, "Accurate and efficient regression modeling for microarchitectural performance and power prediction," in Proc. ASPLOS, San Jose, CA, USA, 2006, pp. 185-194.
82. B. C. Lee and D. M. Brooks, "Illustrative design space studies with microarchitectural regression models," in Proc. HPCA, Scottsdale, AZ, USA, 2007, pp. 340-351.
83. B. C. Lee and D. Brooks, "Applied inference: Case studies in microarchitectural design," ACM Trans. Archit. Code Optim., vol. 7, no. 2, pp. 1-37, 2010.
84. W. Wu and B. C. Lee, "Inferred models for dynamic and sparse hardware-software spaces," in Proc. MICRO, Vancouver, BC, Canada, 2012, pp. 413-424.
85. B. C. Lee, J. Collins, H. Wang, and D. Brooks, "CPR: Composable performance regression for scalable multiprocessor models," in Proc. MICRO, Lake Como, Italy, 2008, pp. 270-281.
86. E. Ïpek, S. A. McKee, R. Caruana, B. R. De Supinski, and M. Schulz, "Efficiently exploring architectural design spaces via predictive modeling," in Proc. ASPLOS, San Jose, CA, USA, 2006, pp. 195-206.
87. E. Ipek et al., "Efficient architectural design space exploration via predictive modeling," ACM Trans. Archit. Code Optim., vol. 4, no. 4, pp. 1-34, 2008.
88. C.-B. Cho, W. Zhang, and T. Li, "Informed microarchitecture design space exploration using workload dynamics," in Proc. MICRO, Chicago, IL, USA, 2007, pp. 274-285.
89. H. Cook and K. Skadron, "Predictive design space exploration using genetically programmed response surfaces," in Proc. DAC, Anaheim, CA, USA, 2008, pp. 960-965.
90. G. Palermo, C. Silvano, and V. Zaccaria, "ReSPIR: A response surface-based Pareto iterative refinement for application-specific design space exploration," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 28, no. 12, pp. 1816-1829, Dec. 2009.
91. Q. Guo et al., "Effective and efficient microprocessor design space exploration using unlabeled design configurations," in Proc. IJCAI, Barcelona, Spain, 2011, pp. 1671-1677.
92. T. Chen et al., "Effective and efficient microprocessor design space exploration using unlabeled design configurations," ACM Trans. Intell. Syst. Technol., vol. 5, no. 1, pp. 20:1-20:18, 2013.
93. T. Chen et al., "ArchRanker: A ranking approach to design space exploration," in Proc. ISCA, Minneapolis, MN, USA, 2014, pp. 85-96.
94. G. Mariani et al., "DRuiD: Designing reconfigurable architectures with decision-making support," in Proc. ASP-DAC, Singapore, 2014, pp. 213-218.
95. G. Palermo, C. Silvano, and V. Zaccaria, "Multi-objective design space exploration of embedded systems," J. Embedded Comput., vol. 1, no. 3, pp. 305-316, 2005.
96. G. Ascia, V. Catania, A. G. Di Nuovo, M. Palesi, and D. Patti, "Efficient design space exploration for application specific systems-on-a-chip," J. Syst. Archit., vol. 53, no. 10, pp. 733-750, 2007.
97. G. Mariani et al., "A correlation-based design space exploration methodology for multi-processor systems-on-chip," in Proc. DAC, Anaheim, CA, USA, 2010, pp. 120-125.
98. K. Deb, A. Pratap, S. Agarwal, and T. Meyarivan, "A fast and elitist multiobjective genetic algorithm: NSGA-II," IEEE Trans. Evol. Comput., vol. 6, no. 2, pp. 182-197, Apr. 2002.
99. G. Mariani, G. Palermo, V. Zaccaria, and C. Silvano, "DeSpErate++: An enhanced design space exploration framework using predictive simulation scheduling," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 34, no. 2, pp. 293-306, Feb. 2015.
100. T. S. Karkhanis and J. E. Smith, "A first-order superscalar processor model," in Proc. ISCA, Munich, Germany, 2004, pp. 338-349.
101. S. Eyerman, L. Eeckhout, T. Karkhanis, and J. E. Smith, "A performance counter architecture for computing accurate CPI components," in Proc. ASPLOS, San Jose, CA, USA, 2006, pp. 175-184.
102. S. Eyerman, L. Eeckhout, T. Karkhanis, and J. E. Smith, "A mechanistic performance model for superscalar out-of-order processors," ACM Trans. Comput. Syst., vol. 27, no. 2, pp. 1-37, 2009.
103. M. Breughe et al., "How sensitive is processor customization to the workload's input datasets?" in Proc. ASAP, San Diego, CA, USA, 2011, pp. 1-7.
104. M. B. Breughe, S. Eyerman, and L. Eeckhout, "Mechanistic analytical modeling of superscalar in-order processor performance," ACM Trans. Archit. Code Optim., vol. 11, no. 4, pp. 1-26, 2015.
105. S. Van den Steen et al., "Micro-architecture independent analytical performance and power modeling," in Proc. ISPASS, Philadelphia, PA, USA, 2015, pp. 32-41.
106. T.-F. Tsuei and W. Yamamoto, "Queuing simulation model for multiprocessor systems," Computer, vol. 36, no. 2, pp. 58-64, Feb. 2003.
107. C. Dubach, T. M. Jones, and M. F. P. O'Boyle, "Microarchitectural design space exploration using an architecture-centric approach," in Proc. MICRO, Chicago, IL, USA, 2007, pp. 262-271.
108. S. Khan, P. Xekalakis, J. Cavazos, and M. Cintra, "Using predic-tivemodeling for cross-program design space exploration in multicore systems," in Proc. PACT, Brasov, Romania, 2007, pp. 327-338.
109. C. Dubach, T. M. Jones, and M. F. P. O'Boyle, "Exploring and predicting the architecture/optimising compiler co-design space," in Proc. CASES, Atlanta, GA, USA, 2008, pp. 31-40.
110. O. Azizi, A. Mahesri, B. C. Lee, S. J. Patel, and M. Horowitz, "Energy-performance tradeoffs in processor architecture and circuit design: A marginal cost analysis," in Proc. ISCA, Saint-Malo, France, 2010, pp. 26-36.
111. J. D. Brown, S. Woodward, B. M. Bass, and C. L. Johnson, "IBM power edge of network processor: A wire-speed system on a chip," IEEE Micro, vol. 31, no. 2, pp. 76-85, Mar./Apr. 2011.
112. R. Golla and P. Jordan, "T4: A highly threaded server-on-a-chip with native support for heterogeneous computing," in Proc. Hot Chip Symp., 2011. [Online]. Available: http://www.hotchips.org/ wp-content/uploads/hc-archives/hc23/HC23.19.7-Server/HC23.19.731-T4-Golla-Oracle-hotchips-corrected.pdf
113. G. Venkatesh et al., "Conservation cores: Reducing the energy of mature computations," in Proc. ASPLOS, Pittsburgh, PA, USA, 2010, pp. 205-218.
114. J. Cong, M. A. Ghodrat, M. Gill, B. Grigorian, and G. Reinman, "Architecture support for accelerator-rich CMPs," in Proc. DAC, San Francisco, CA, USA, 2012, pp. 843-849.
115. J. Cong et al., "High-level synthesis for FPGAs: From prototyping to deployment," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 30, no. 4, pp. 473-491, Apr. 2011.
116. M. Puschel et al., "Spiral: Code generation for DSP transforms," Proc. IEEE, vol. 93, no. 2, pp. 232-275, Feb. 2005.
117. K. Lim, D. Meisner, A. G. Saidi, P. Ranganathan, and T. F. Wenisch, "Thin servers with smart pipes: Designing SoC accelerators for mem-cached," in Proc. ISCA, Tel Aviv, Israel, 2013, pp. 36-47.
118. L. Wu, A. Lottarini, T. K. Paine, M. A. Kim, and K. A. Ross, "Q100: The architecture and design of a database processing unit," in Proc. ASPLOS, Salt Lake City, UT, USA, 2014, pp. 255-268.
119. S. Borkar and A. A. Chien, "The future of microprocessors," ACM Commun., vol. 54, no. 5, pp. 67-77, 2011.
120. A. Guha, Y. Zhang, R. Ur Rasool, and A. A. Chien, "Systematic evaluation of workload clustering for extremely energy-efficient architectures," ACM SIGARCH Comput. Archit. News, vol. 41, no. 2, pp. 22-29, 2013.
121. B. Akin, F. Franchetti, and J. C. Hoe, "Understanding the design space of DRAM-optimized hardware FFT accelerators," in Proc. ASAP, Zurich, Switzerland, 2014, pp. 248-255.
122. Y. S. Shao, B. Reagen, G.-Y. Wei, and D. Brooks, "Aladdin: A pre-RTL, power-performance accelerator simulator enabling large design space exploration of customized architectures," in Proc. ISCA, Minneapolis, MN, USA, 2014, pp. 97-108.