-
1
-
-
34547261834
-
Thousand core chips: A technology perspective
-
S. Borkar, “Thousand core chips: A technology perspective“, in proceedings of DAC, 2007.
-
(2007)
Proceedings of DAC
-
-
Borkar, S.1
-
2
-
-
46649097239
-
ARM MPCore, the streamlined and scalable ARM11 processor core
-
K. Hirata and J. Goodacre, “ARM MPCore, The streamlined and scalable ARM11 processor core“, in ASP-DAC '07.
-
ASP-DAC '07
-
-
Hirata, K.1
Goodacre, J.2
-
3
-
-
0003308071
-
Dynamic storage allocation, a survey and critical review
-
Kincross, Scotland, UK, Springer Verlang LNCS
-
Paul R. Wilson, Marc S. Johnstone, Michael Neely, and David Bowles, “Dynamic storage allocation, a survey and critical review,” in International Workshop on Memory Management, Kincross, Scotland, UK, 1995, Springer Verlang LNCS.
-
(1995)
International Workshop on Memory Management
-
-
Wilson, P.R.1
Johnstone, M.S.2
Neely, M.3
Bowles, D.4
-
5
-
-
35048865873
-
Design of energy efficient wireless networks using dynamic data type refinement methodology
-
Frankfurt, Germany
-
S. Mamagkakis, A. Mpartzas, G. Pouiklis, D. Atienza, F. Catthoor, D. Soudris, J. M. Mendias and A. Thanailakis “Design of Energy Efficient Wireless Networks Using Dynamic Data Type Refinement Methodology” In Wired and Wireless Internet Communications (WWIC), Frankfurt, Germany, 2004.
-
(2004)
Wired and Wireless Internet Communications (WWIC)
-
-
Mamagkakis, S.1
Mpartzas, A.2
Pouiklis, G.3
Atienza, D.4
Catthoor, F.5
Soudris, D.6
Mendias, J.M.7
Thanailakis, A.8
-
6
-
-
3042522900
-
Dynamic memory management design methodology for reduced memory footprint in multimedia and wireless network applications
-
Paris, France
-
D.Atienza, S.Mamagkakis, F.Catthoor, J.M. Mendias, and D.Soudris, “Dynamic Memory Management Design Methodology for Reduced Memory Footprint in Multimedia and Wireless Network Applications”, in proceedings of DATE'04, Paris, France, 2004.
-
(2004)
Proceedings of DATE'04
-
-
Atienza, D.1
Mamagkakis, S.2
Catthoor, F.3
Mendias, J.M.4
Soudris, D.5
-
8
-
-
78650963820
-
Memory allocation for long-running server applications
-
Vancouver, B.C., Canada
-
P.-A. Larson. and M. Krishnan, “Memory allocation for long-running server applications”, in Proceedings of the International Symposium on Memory Management, Vancouver, B.C., Canada, 1998.
-
(1998)
Proceedings of the International Symposium on Memory Management
-
-
Larson, P.-A.1
Krishnan, M.2
-
9
-
-
0033365672
-
A scalable and efficient storage allocator on shared memory multiprocessors
-
Fremantle, Western Australia, June
-
V.-Y. Vee and W.-J. Hsu, “A scalable and efficient storage allocator on shared memory multiprocessors”,in proceedings of International Symposium on Parallel Architectures, Algorithms, and Networks (I-SPAN'99), pages 230-235, Fremantle, Western Australia, June 1999.
-
(1999)
Proceedings of International Symposium on Parallel Architectures, Algorithms, and Networks (I-SPAN'99)
, pp. 230-235
-
-
Vee, V.-Y.1
Hsu, W.-J.2
-
10
-
-
17544362263
-
Hoard: A scalable memory allocator for multithreaded applications
-
Nov
-
E. D. Berger, K. S. McKinley, R. D. Blumofe, and P. R. Wilson, “Hoard: A scalable memory allocator for multithreaded applications”, SIGPLAN Not. 35, 11, Nov. 2000.
-
(2000)
SIGPLAN Not
, vol.35
, Issue.11
-
-
Berger, E.D.1
McKinley, K.S.2
Blumofe, R.D.3
Wilson, P.R.4
-
11
-
-
4544236916
-
Scalable lock-free dynamic memory allocation
-
Jun
-
M. M. Michael, “Scalable lock-free dynamic memory allocation”, SIGPLAN Not. 39, 6, 35-46, Jun. 2004.
-
(2004)
SIGPLAN Not
, vol.39
, Issue.6
, pp. 35-46
-
-
Michael, M.M.1
-
13
-
-
18844446201
-
Composing high performance memory allocators
-
Utah
-
E. D. Berger, B. G. Zorn, and K. S. McKinley, “Composing high performance memory allocators,” in Proceedings ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI),, Utah, 2001.
-
(2001)
Proceedings ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI)
-
-
Berger, E.D.1
Zorn, B.G.2
McKinley, K.S.3
-
14
-
-
33746055691
-
Systematic dynamic memory management design methodology for reduced memory footprint
-
Apr
-
D. Atienza, J. M. Mendias, S. Mamagkakis, D. Soudris, and F. Catthoor, “Systematic dynamic memory management design methodology for reduced memory footprint”, in ACM Trans. Des. Autom. Electron. Syst. 11, 2, 465-489, Apr. 2006.
-
(2006)
ACM Trans. Des. Autom. Electron. Syst.
, vol.11
, Issue.2
, pp. 465-489
-
-
Atienza, D.1
Mendias, J.M.2
Mamagkakis, S.3
Soudris, D.4
Catthoor, F.5
-
15
-
-
78650950741
-
Custom mutli-threaded dynamic memory management for multiprocessor system-on-chip platforms
-
S. Xydis, A. Bartzas, I. Anagnostopoulos, D. Soudris, K. Pekmestzi, “Custom Mutli-Threaded Dynamic Memory Management for Multiprocessor System-on-Chip Platforms,” in proceedings of ICSAMOS'10, pp. 102-109, 2010.
-
(2010)
Proceedings of ICSAMOS'10
, pp. 102-109
-
-
Xydis, S.1
Bartzas, A.2
Anagnostopoulos, I.3
Soudris, D.4
Pekmestzi, K.5
-
16
-
-
58049213650
-
From adaptive to self-tuned systems
-
S. Yalamanchili, S. Ramaswamy and G. Diamos,”From Adaptive to Self-Tuned Systems”, in proceedings of The Future of Computing, essay in memory of Stamatis Vassiliadis, 137143, 2007.
-
(2007)
Proceedings of the Future of Computing, Essay in Memory of Stamatis Vassiliadis
, pp. 137143
-
-
Yalamanchili, S.1
Ramaswamy, S.2
Diamos, G.3
-
17
-
-
76949106140
-
A highly flexible, parallel virtual machine: Design and experience of ILDJIT
-
S. Campanoni, G. Agosta, S. Crespi-Reghizzi, A. Di Biagio,”A highly flexible, parallel virtual machine: design and experience of ILDJIT“, in Softw., Pract. Exper. 40(2): 177-207, 2010.
-
(2010)
Softw., Pract. Exper.
, vol.40
, Issue.2
, pp. 177-207
-
-
Campanoni, S.1
Agosta, G.2
Crespi-Reghizzi, S.3
Di Biagio, A.4
-
19
-
-
79956035191
-
Heap data management for limited local memory (LLM) multi-core processors
-
K. Bai and A. Shrivastava, “Heap data management for limited local memory (LLM) multi-core processors“, in Proceedings of the CODES/ISSS '10, 317-326, 2010.
-
(2010)
Proceedings of the CODES/ISSS '10
, pp. 317-326
-
-
Bai, K.1
Shrivastava, A.2
|