The SDAARC architecture

Proceedings - 9th Euromicro Workshop on Parallel and Distributed Processing, PDP 2001

Volumn , Issue , 2001, Pages 429-435

  Moore, R ^a   Klauer, B ^a   Waldschmidt, K ^a  

^a GOETHE UNIVERSITY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

C (PROGRAMMING LANGUAGE); CACHE MEMORY; COMPUTER PROGRAMMING; DISTRIBUTED COMPUTER SYSTEMS; NETWORK ARCHITECTURE; PARALLEL PROGRAMMING;

COMMUNICATION RESOURCES; COMPUTING RESOURCE; DATA DISTRIBUTION; DISTRIBUTED SHARED MEMORY; MULTI PROCESSOR SYSTEMS; PARALLEL COMPUTATION; PARALLEL COMPUTER; PARALLEL COMPUTING SYSTEM;

MEMORY ARCHITECTURE;

EID: 84963540857     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EMPDP.2001.905071     Document Type: Conference Paper

References (23)

1. M. Annavaram and W. A. Najjar. Comparison of two storage models in data-driven multithreaded architectures. In Eighth IEEE Symposium on Parallel and Distributed Processing (SPDP) [9], pages 122-129.
2. R. D. Blumofe, C. F. Joerg, B. C. Kuszmaul, C. E. Leiserson, K. H. Randall, and Y. Zhou. Cilk: An efficient multithreaded runtime system. Journal of Parallel and Distributed Computing, 37(1):55-69, Aug. 1996. 'http://www.cs.utexas.edu/users/rdb/papers/JPDC96.ps.gz'.
3. D. E. Culler, S. C. Goldstein, K. E. Schauser, and T. von Eicken. TAM - A compiler controlled Threaded Abstract Machine. In Journal of Parallel and Distributed Computing, Special Issue on Dataflow, June 1993.
4. I. Foster and C. Kesselman, editors. The Grid: Blueprint for a New Computing Infrastructure. Morgan Kaufmann Publishers, Inc., 1999.
5. J. Garcia, E. Ayguadé, and J. Labarta. A framework for automatic dynamic data mapping. In Eighth IEEE Symposium on Parallel and Distributed Processing (SPDP) [9], pages 92-99.
6. E. Hagersten, A. Landin, and S. Haridi. DDM - A Cache-Only Memory Architecture. IEEE Computer, 25(9):44-54, 1992.
7. M. W. Hall, J. M. Anderson, S. P. Amarasinghe, B. R. Murphy, S.-W. Liao, E. Bugnion, and M. S. Lam. Maximizing multiprocessor performance with the SUIF compiler. IEEE Computer, Dec. 1996.
8. S. Haridi and E. Hagersten. The cache coherence protocol of the Data Diffusion Machine. In Proceedings of the PARLE 89, volume 1, pages 1-18. Springer-Verlag, 1989.
9. IEEE. Eighth IEEE Symposium on Parallel and Distributed Processing (SPDP), New Orleans, LA, Oct. 1996. IEEE Computer Society Press.
10. Y. W. Lim, P. B. Bhat, and V. K. Prasanna. Efficient algorithms for block-cyclic redistribution of arrays. In Eighth IEEE Symposium on Parallel and Distributed Processing (SPDP) [9], pages 92-99.
11. M. Livny and R. Raman. High-throughput resource management. In Foster and Kesselman [4], chapter 13, pages 311-337.
12. R. Moore, M. Klang, B. Klauer, and K. Waldschmidt. Combining static partitioning with dynamic distribution of threads. In Rammig [20], pages 85-96. 'http://www.ti-informatik.uni-frankfurt.de/Papers/Adarc/dipes98.pdf'.
13. R. Moore, B. Klauer, and K. Waldschmidt. Automatic scheduling for Cache Only Memory Architectures. In Third International Conference on Massively Parallel Computing Systems (MPCS '98), Colorado Springs, Colorado, Apr. 1998. 'http://www.ti.informatik.uni-frankfurt.de/Papers/Adarc/colosprings.pdf'.
14. R. Moore, B. Klauer, and K. Waldschmidt. A combined virtual shared memory and network which schedules. International Journal of Parallel and Distributed Systems and Networks, 1(2):51-56, 1998. 'http://www.ti.informatik.uni-frankfurt.de/Papers/Adarc/barcelona.pdf'.
15. R. Moore, B. Klauer, and K. Waldschmidt. Tailoring a self-distributing architecture to a cluster computer environment. In 8th Euromicro Workshop on Parallel and Distributed Processing (EURO-PDP 2000), Rhodes, Greece, Jan. 2000. IEEE, IEEE Computer Society Press. 'http: //www.ti.informatik.uni-frankfurt.de/ Papers/Adarc/rhodos.pdf'.
16. H. L. Mueller, P. W. A. Stallard, and D. H. D. Warren. Hiding miss latencies with multithreading on the Data Diffusion Machine. In Proceedings of the 1995 International Conference on Parallel Processing, ICPP '95, volume 1, pages 178-185, Oconomowoc, WI, Aug. 1995. CRC Press.
17. C. Newman. Security, accounting, and assurance. In Foster and Kesselman [4], chapter 16, pages 395-420.
18. R. S. Nikhil. A multithreaded implementation of Id using P-RISC graphs. In Proceedings of the Sixth Annual Workshop on Languages and Compilers for Parallel Computing, pages 390-405, Portland, Oregon, Aug. 1993. Springer Verlag LNCS 768.
19. D. A. Patterson. Microprocessors in 2020. Scientific American Special Issue: The Solid-State Century, 8(1):86-88, 1997.
20. F. J. Rammig, editor. Distributed and Parallel Embedded Systems, IFIP WG10.3/WG10.5 International Workshop on Distributed and Parallel Embedded Systems (DIPES '98). Kluwer Academic Publishers, 1999.
21. D. Sima, T. Fountain, and P. Kacsuk. Advanced Computer Architectures, A Design Space Approach, section 18.8 Cache-only memory acess (COMA) machines. Addison-Wesley, 1997.
22. P. Stenström, T. Joe, and A. Gupta. Comparative performance evaluation of cache-coherent NUMA and COMA architectures. In Proceedings of the 19th Annual International Symposium on Computer Architecture, pages 80-91, Gold Coast, Australia, May 1992.
23. D. H. D. Warren and S. Haridi. The Data Diffusion Machine - a scalable shared virtual memory multiprocessor. In Proceedings of the 1988 International Conference on Fifth Generation Computer Systems, pages 943-952, Tokyo, Japan, Dec. 1988.