메뉴 건너뛰기




Volumn , Issue , 2002, Pages 356-359

Design and implementation of a novel architecture for symmetric FIR filters with boundary handling on Xilinx Virtex FPGAs

Author keywords

[No Author keywords available]

Indexed keywords

BANDPASS FILTERS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); IMAGE PROCESSING; INTEGRATED CIRCUIT DESIGN; RECONFIGURABLE HARDWARE; SIGNAL PROCESSING;

EID: 84962910802     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPT.2002.1188710     Document Type: Conference Paper
Times cited : (8)

References (10)


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.