Multicast on-chip traffic analysis targeting manycore NoC design

Proceedings - 23rd Euromicro International Conference on Parallel, Distributed, and Network-Based Processing, PDP 2015

Volumn , Issue , 2015, Pages 370-378

  Abadal, Sergi ^a   Mestres, Albert ^a   Alarcón, Eduard ^a   Cabellos Aparicio, Albert ^a   Martínez, Raúl ^a  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

Author keywords

Broadcast; Manycore processors; Multicast; Multiprocessors; Network on Chip; On chip traffic analysis; Scalability

Indexed keywords

BROADCASTING; MULTICASTING; NETWORK-ON-CHIP; ROUTERS; SCALABILITY; SERVERS; VLSI CIRCUITS;

MANY-CORE PROCESSORS; MULTICAST COMMUNICATION; MULTICAST SUPPORT; MULTICAST TRAFFIC; MULTIPROCESSORS; NETWORK-ON-CHIP DESIGN; ON-CHIP TRAFFIC; POOR PERFORMANCE;

INTEGRATED CIRCUIT DESIGN;

EID: 84962639708     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PDP.2015.26     Document Type: Conference Paper

References (36)

1. D. A. B. Miller, "Device Requirements for Optical Interconnects to Silicon Chips", Proceedings of the IEEE, vol. 97, no. 7, pp. 1166-85, 2009.
2. R. Hesse, J. Nicholls, and N. E. Jerger, "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", in Proceedings of the NoCS'12. Ieee, May 2012, pp. 132-141.
3. F. Sibai, "A Two Dimensional Low Diameter Scalable On-Chip Network for Interconnecting Thousands of Cores", IEEE Transactions on Parallel and Distributed Systems, vol. 23, no. 2, pp. 193-201, 2011.
4. R. Manevich, I. Cidon, and A. Kolodny, "Handling global traffic in future CMP NoCs", in Proceedings of the SLIP'12, 2012, pp. 40-47.
5. N. Abeyratne, R. Das, Q. Li, K. Sewell, B. Giridhar, R. G. Dreslinski, D. Blaauw, and T. Mudge, "Scaling towards kilocore processors with asymmetric high-radix topologies", in Proceedings of the HPCA'13. Ieee, Feb. 2013, pp. 496-507.
6. B. S. Feero and P. P. Pande, "Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation", IEEE Transactions on Computers, vol. 58, no. 1, pp. 32-45, Jan. 2009.
7. E. Socher and M.-C. F. Chang, "Can RF Help CMOS Processors?" IEEE Communications Magazine, vol. 45, no. 8, pp. 104-111, Aug. 2007.
8. R. G. Beausoleil, P. J. Kuekes, G. S. Snider, S.-y. Wang, and R. S. Williams, "Nanoelectronic and Nanophotonic Interconnect", Proceedings of the IEEE, vol. 96, no. 2, pp. 230-247, Feb. 2008.
9. S. Deb, A. Ganguly, P. P. Pande, B. Belzer, and D. Heo, "Wireless NoC as Interconnection Backbone for Multicore Chips: Promises and Challenges", IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol. 2, no. 2, pp. 228-239, 2012.
10. S. Abadal, E. Alarcón, M. C. Lemme, M. Nemirovsky, and A. Cabellos-Aparicio, "Graphene-enabled Wireless Communication for Massive Multicore Architectures", IEEE Communications Magazine, vol. 51, no. 11, pp. 137-143, 2013.
11. N. E. Jerger, L.-S. Peh, and M. Lipasti, "Virtual Circuit Tree Multicasting: A Case for On-Chip Hardware Multicast Support", in Proceedings of the ISCA-35. Ieee, Jun. 2008, pp. 229-240.
12. T. Krishna, L. Peh, B. Beckmann, and S. K. Reinhardt, "Towards the ideal on-chip fabric for 1-to-many and many-to-1 communication", in Proceedings of the MICRO-44, vol. 2, 2011, pp. 71-82.
13. T. Krishna and L.-S. Peh, "Single-Cycle Collective Communication Over A Shared Network Fabric", in Proceedings of the NoCS'14, 2014.
14. M. Martin, "Token Coherence: decoupling performance and correctness", in Proceedings of the ISCA-30, 2003, pp. 182-193.
15. P. Conway and B. Hughes, "The AMD Opteron Northbridge Architecture", IEEE Micro, vol. 27, no. 2, pp. 10-21, 2007.
16. M. Palesi and M. Daneshtalab, Eds., Routing Algorithms in Networks-on-Chip. Springer, 2014.
17. S. Rodrigo, J. Flich, J. Duato, and M. Hummel, "Efficient unicast and multicast support for CMPs", in Proceedings of MICRO-41. Ieee, Nov. 2008, pp. 364-375.
18. G. Kurian, J. Miller, J. Psota, J. Eastep, J. Liu, J. Michel, L. Kimerling, and A. Agarwal, "ATAC: A 1000-Core Cache-Coherent Processor with On-Chip Optical Network", in Proceedings of the PACT. ACM, 2010, pp. 477-488.
19. M. Ebrahimi and M. Daneshtalab, "Path-Based Partitioning Methods for 3D Networks-on-Chip with Minimal Adaptive Routing", IEEE Transactions on Computers, vol. 63, no. 3, pp. 718-733, 2014.
20. S. Abadal, R. Martínez, E. Alarcón, and A. Cabellos-Aparicio, "Scalability-Oriented Multicast Traffic Characterization", in Proceedings of NoCS'14, 2014, pp. 180-181.
21. S. Woo, M. Ohara, E. Torrie, and J. Singh, "The SPLASH-2 programs: Characterization and methodological considerations", ACM SIGARCH Computer Architecture News, vol. 23, no. 2, pp. 24-36, 1995.
22. C. Bienia, S. Kumar, J. Singh, and K. Li, "The PARSEC benchmark suite: characterization and architectural implications", in Proceedings of the PACT'08, 2008, pp. 72-81.
23. N. Barrow-Williams, C. Fensch, and S. Moore, "A communication characterisation of Splash-2 and Parsec", in Proceedings of the IISWC'09, 2009, pp. 86-97.
24. P. Gratz and S. Keckler, "Realistic workload characterization and analysis for networks-on-chip design", in Proceedings of the CMP-MSI'10, 2010.
25. Y. Jin, E. Kim, and T. Pinkston, "Communication-Aware Globally-Coordinated On-Chip Networks", Parallel and Distributed Systems, IEEE Transactions on, vol. 23, no. 2, pp. 242-254, 2012.
26. S. Volos, C. Seiculescu, B. Grot, N. K. Pour, B. Falsafi, and G. De Micheli, "CCNoC: Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", in Proceedings of the NoCS'12. Ieee, May 2012, pp. 67-74.
27. V. Soteriou, H. Wang, and L. Peh, "A Statistical Traffic Model for On-Chip Interconnection Networks", in Proceedings of the MASCOTS'06. Ieee, 2006, pp. 104-116.
28. J. Bahn and N. Bagherzadeh, "A generic traffic model for onchip interconnection networks", in Proceedings of the NoCArc'08, 2008, pp. 22-29.
29. W. Heirman and J. Dambre, "Rent's rule and parallel programs: characterizing network traffic behavior", in Proceedings of the SLIP'08, 2008, pp. 87-94.
30. M. Lodde, J. Flich, and M. E. Acacio, "Heterogeneous NoC Design for Efficient Broadcast-based Coherence Protocol Support", in Proceedings of the NoCS'12. Ieee, May 2012, pp. 59-66.
31. Y. Zhang, B. Ozisikyilmaz, G. Memik, J. Kim, and A. Choudhary, "Analyzing the Impact of On-chip Network Traffic on Program Phases for CMPs", in Proceedings of the ISPASS'09, 2009, pp. 218-226.
32. P. Bogdan and R. Marculescu, "Non-stationary traffic analysis and its implications on multicore platform design", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 30, no. 4, pp. 508-519, 2011.
33. N. Binkert, S. Sardashti, R. Sen, K. Sewell, M. Shoaib, N. Vaish, M. D. Hill, D. a. Wood, B. Beckmann, G. Black, S. K. Reinhardt, A. Saidi, A. Basu, J. Hestness, D. R. Hower, and T. Krishna, "The gem5 simulator", ACM SIGARCH Computer Architecture News, vol. 39, no. 2, 2011.
34. L. Kleinrock and F. Tobagi, "Packet Switching in Radio Channels: Part I-Carrier Sense Multiple-Access Modes and Their Throughput-Delay Characteristics", IEEE Transactions on Communications, vol. 23, no. 12, pp. 1400-1416, Dec. 1975.
35. E. Perelman, M. Polito, J.-Y. Bouguet, J. Sampson, B. Calder, and C. Dulong, "Detecting phases in parallel applications on shared memory architectures", in Proceedings of the IPDPS'06, 2006, pp. 88-100.
36. T. Sherwood, S. Sair, and B. Calder, "Phase tracking and prediction", ACM SIGARCH Computer Architecture News, vol. 31, no. 2, pp. 336-349, 2003.