Dynamic noise analysis with capacitive and inductive coupling [high-speed circuits]

Proceedings - 7th Asia and South Pacific Design Automation Conference, 15th International Conference on VLSI Design, ASP-DAC/VLSI Design 2002

Volumn , Issue , 2002, Pages 65-70

  Choi, Seung Hoon ^a   Paul, B C ^a   Roy, K ^a  

^a PURDUE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; CROSSTALK; DESIGN; ELECTROMAGNETIC COUPLING; INTEGRATED CIRCUIT INTERCONNECTS; LOW PASS FILTERS; RECONFIGURABLE HARDWARE; SPICE; VLSI CIRCUITS;

CAPACITIVE AND INDUCTIVE COUPLINGS; DEEP-SUBMICRON CIRCUITS; DYNAMIC NOISE ANALYSIS; FUNCTIONAL FAILURE; HIGH SPEED CIRCUIT; INDUCTIVE COUPLINGS; LOCAL INTERCONNECTS; SPICE SIMULATIONS;

ELECTROMAGNETIC INDUCTION;

EID: 84962239602     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2002.994887     Document Type: Conference Paper

References (10)

1. A. P. Chandrakasan et.al., "Design of Portable Systems," in IEEE Custom Integreted Circuit Conference, pp. 259-266, 1994.
2. L. Green, "Signal Integrity," in Northcon/98 Conference, 1998.
3. A. B. Kahng et.al., "Interconnect Tuning Strategies for High Performance ICs," in Design, Automation and Test in Europe, 1998.
4. S. Mehrotra et.al., "Cad Tools for Managing Signal Integrity and congestion simultaneously," in IEEE 3rd Topical Meeting on Electrical Performance of Electronic Packaging, 1994.
5. K. L. Shepard, "Design Methodologies for Noise in Digital Integrated Circuits," in Proceedings 35th Design Automation Conference, pp. 94-99, 1998.
6. D. Somasekhar et.al., "Dynamic Noise Analysis in Precharge-Evaluate Circuits," in Design Automation Conference, pp. 243-246, June 2000.
7. L. Gal, "On-chip Cross Talk - The New Signal Integrity Challenge," in IEEE Custom Integreted Circuits Conference, 1995.
8. L. M. Silveira et.al., "A Coordinate-transformed Arnoldi Algorithm for Generating Guaranteed Stable Reduced-Order Models of RLC Circuits," in Intl. Conf. on Computer Aided Design, 1996.
9. J. W. Milsson, "Electric Circuits," Addison Wesley, 1990, pp.446-491.
10. A. Solomatnikov et.al., "Skewed CMOS: Noise-immune High Performance Low-Power Static Circuit Family," in European Solid State Circuits Conference, 2000.