|
Volumn 2, Issue , 2006, Pages 2347-2352
|
Efficient memory error coding for space computer applications
|
Author keywords
[No Author keywords available]
|
Indexed keywords
APPLICATION PROGRAMS;
CODES (SYMBOLS);
COMPUTER HARDWARE;
DATA TRANSFER;
ERROR CORRECTION;
ERRORS;
FAULT TOLERANT COMPUTER SYSTEMS;
FIELD PROGRAMMABLE GATE ARRAYS (FPGA);
HARDWARE;
ORBITS;
PROGRAM PROCESSORS;
RECONFIGURABLE HARDWARE;
SATELLITES;
STATIC RANDOM ACCESS STORAGE;
CORRECTION TECHNIQUES;
HARDWARE IMPLEMENTATIONS;
LOW EARTH ORBITS;
ONBOARD COMPUTERS;
QUASICYCLIC CODES;
RANDOM ACCESS MEMORY;
SECURE TRANSACTIONS;
TRIPLE MODULAR REDUNDANCY;
RANDOM ACCESS STORAGE;
|
EID: 84961943336
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/ICTTA.2006.1684773 Document Type: Conference Paper |
Times cited : (7)
|
References (10)
|