Reconfigurable media processing

Proceedings - International Conference on Information Technology: Coding and Computing, ITCC 2001

Volumn , Issue , 2001, Pages 300-304

  Dasu, A ^a   Panchanathan, S ^a  

^a ARIZONA STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION PROGRAMS; CODES (SYMBOLS); COMPUTER HARDWARE; HARDWARE; HARDWARE-SOFTWARE CODESIGN; INTEGRATED CIRCUIT DESIGN; MOTION PICTURE EXPERTS GROUP STANDARDS; RECONFIGURABLE ARCHITECTURES; RECONFIGURABLE HARDWARE;

DYNAMICALLY RECONFIGURABLE PROCESSORS; MEDIA PROCESSING; MEDIA-PROCESSING APPLICATIONS; MULTIMEDIA PROCESSING; PROCESSING ENVIRONMENTS; RECONFIGURABILITY; RECONFIGURABLE COMPUTING; TECHNIQUES AND TOOLS;

DATA HANDLING;

EID: 84961841534     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ITCC.2001.918810     Document Type: Conference Paper

References (11)

1. "Multimedia Processor Architecture", Tsuneo Ikedo and William L. Martens. 1998, IEEE.
2. "Architecture and Arithmetic for Multimedia Enhanced Processors", A PhD dissertation by Daniel Frederick Zucker. 1997, Stanford University.
3. "VLSI architectures for Video Signal Processing", P. Pirsch, W. Gehrke. 1995. IEE. Image processing and Its Applications.
4. "A single chip multimedia video processor", Balmer, K.; Ing-Simmons, N.; Moyse, P.; Robertson, I.; Keay, J.; Hammes, M.; Oakland, E.; Simpson, R.; Barr, G.; Roskell,D. Custom Integrated Circuits Conference, 1994., Proceedings of the IEEE 1994, 1994, Page(s): 91-94.
5. "Design and architecture of the MPEG-4 video rendering co-processor 'TANGRAM'", Heer, C.; Miro, C.; Lafage, A.; Berekovic, M.; Ghigo, G.; Selinger, T.; Wels, K.I. Electronics, Circuits and Systems, 1999. Proceedings of ICECS '99. The 6th IEEE International Conference on Volume: 3, 1999, Page(s): 1205-1210 vol.3
6. "A scalable MPEG-4 video codec architecture for IMT-2000 multimedia applications", Takahashi, M.; Nishikawa, et.all Circuits and Systems, 2000. Proceedings. ISCAS 2000 Geneva. The 2000 IEEE International Symposium on Volume: 2, 2000, Page(s): 188-191 vol.2.
7. "A superscalar 3D graphics engine", Wolfe, A.; Noonburg,D.B. Microarchitecture, 1999. MICRO-32. Proceedings. 32nd Annual International Symposium on, 1999, Page(s): 50-61
8. "Reconfigurable Architectures got General-Purpose Computing", Andre DeHon. A.I Technical Report No. 1586. October 1996. Massachusetts Institute of Technology.
9. "Tooling Up for Reconfigurable System Design", Gordon Brebner. 1999 IEE.
10. "Speeding up Program Execution Using Reconfigurable Hardware and a Hardware Function Library", Sitanshu Jain, M. Balakrishnan, Anshul Kumar, Shashi Kumar. 1997 IEEE.
11. "Algorithms, Complexity Analysis and VLSI Arcitectures for MPEG 4 Motion Estimation", Peter Kuhn. Kluwer academic publishers.