RRAM-Based Analog Approximate Computing

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 34, Issue 12, 2015, Pages 1905-1917

  Li, Boxun ^a   Gu, Peng ^a   Shan, Yi ^b   Wang, Yu ^a   Chen, Yiran ^c   Yang, Huazhong ^a  

^a TSINGHUA UNIVERSITY   (China)

^b BAIDU INC   (China)

^c University of Pittsburgh   (United States)

Author keywords

approximate computing; neural network; power efficiency; RRAM

Indexed keywords

BENCHMARKING; COMPUTER GRAPHICS; CONFORMAL MAPPING; EFFICIENCY; FIELD EFFECT TRANSISTORS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); HIERARCHICAL SYSTEMS; METALS; NEURAL NETWORKS; PROGRAM PROCESSORS; RRAM;

APPLICATION SCENARIO; APPROXIMATE COMPUTING; COMPUTING FRAMEWORKS; DIGITAL IMPLEMENTATION; GRAPHICS PROCESSING UNIT; POWER EFFICIENCY; RANDOM ACCESS MEMORY; RESISTIVE SWITCHING;

RANDOM ACCESS STORAGE;

EID: 84961774941     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2015.2445741     Document Type: Article

References (42)

1. H. Esmaeilzadeh, A. Sampson, L. Ceze, and D. Burger, "Neural acceleration for general-purpose approximate programs, " in Proc. Int. Symp. Microarchit. (MICRO), Vancouver, BC, Canada, 2012, pp. 449-460.
2. DARPA. (Dec. 1, 2012). Power Efficiency Revolution for Embedded Computing Technologies. [Online]. Available: http://www.darpa.mil/program/power-efficiency-revolution-for-embedded computingtechnologies
3. Tesla® Kepler GPU Accelerators, NVIDIA Corp., Santa Clara, CA, USA, 2012. [Online]. Available: http://www.nvidia.com/content/tesla/pdf/tesla-kseries-overview-lr.pdf
4. Intel Microprocessor Export Compliance Metrics, Intel, Santa Clara, CA, USA, 2015.
5. H. Esmaeilzadeh, E. Blem, R. S. Amant, K. Sankaralingam, and D. Burger, "Dark silicon and the end of multicore scaling, " in Proc. IEEE 38th Annu. Int. Symp. Comput. Archit. (ISCA), San Jose, CA, USA, 2011, pp. 365-376.
6. S. T. Chakradhar and A. Raghunathan, "Best-effort computing: Re-Thinking parallel software and hardware, " in Proc. 47th ACM/IEEE Design Autom. Conf. (DAC), Anaheim, CA, USA, Jun. 2010, pp. 865-870.
7. R. Ye, T. Wang, F. Yuan, R. Kumar, and Q. Xu, "On reconfigurationoriented approximate adder design and its application, " in Proc. Int. Conf. Comput.-Aided Design, San Jose, CA, USA, 2013, pp. 48-54.
8. S. Venkataramani, V. K. Chippa, S. T. Chakradhar, K. Roy, and A. Raghunathan, "Quality programmable vector processors for approximate computing, " in Proc. 46th Annu. IEEE/ACM Int. Symp. Microarchit., Davis, CA, USA, 2013, pp. 1-12.
9. V. Gupta, D. Mohapatra, A. Raghunathan, and K. Roy, "Low-power digital signal processing using approximate adders, " IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 32, no. 1, pp. 124-137, Jan. 2013.
10. S. Venkataramani, A. Sabne, V. Kozhikkottu, K. Roy, and A. Raghunathan, "SALSA: Systematic logic synthesis of approximate circuits, " in Proc. 49th Annu. Design Autom. Conf., San Francisco, CA, USA, 2012, pp. 796-801.
11. C. Liu, J. Han, and F. Lomardi, "A low-power, high-performance approximate multiplier with configurable partial error recovery, " in Proc. Conf. Design Autom. Test Europe, Dresden, Germany, 2014, Art. ID 95.
12. V. Narayanan et al., "Video analytics using beyond CMOS devices, " in Proc. Conf. Design, Autom. Test Europe (DATE), Dresden, Germany, 2014, pp. 1-5.
13. B. Li et al., "Memristor-based approximated computation, " in Proc. IEEE Int. Symp. Low Power Electron. Design (ISLPED), Beijing, China, Sep. 2013, pp. 242-247.
14. C. Xu, X. Dong, N. P. Jouppi, and Y. Xie, "Design implications of memristor-based RRAM cross-point structures, " in Proc. IEEE Design, Autom. Test Eur. Conf. Exhibit. (DATE), Grenoble, France, 2011, pp. 1-6.
15. S. H. Jo et al., "Nanoscale memristor device as synapse in neuromorphic systems, " Nano Lett., vol. 10, no. 4, pp. 1297-1301, 2010.
16. M. Hu, H. Li, Q. Wu, and G. S. Rose, "Hardware realization of BSB recall function using memristor crossbar arrays, " in Proc. Design Autom. Conf., San Francisco, CA, USA, 2012, pp. 498-503.
17. H.-S. P. Wong et al., "Metal-oxide RRAM, " Proc. IEEE, vol. 100, no. 6, pp. 1951-1970, Jun. 2012.
18. S. Yu et al., "A low energy oxide-based electronic synaptic device for neuromorphic visual systems with tolerance to device variation, " Adv. Mater., vol. 25, no. 12, pp. 1774-1779, Mar. 2013.
19. Y. Deng et al., "RRAM crossbar array with cell selection device: A device and circuit interaction study, " IEEE Trans. Electron Devices, vol. 60, no. 2, pp. 719-726, Feb. 2013.
20. F. Alibart, L. Gao, B. D. Hoskins, and D. B. Strukov, "High precision tuning of state for memristive devices by adaptable variation-Tolerant algorithm, " Nanotechnology, vol. 23, no. 7, 2012, Art. ID 075201.
21. X. Guan, S. Yu, and H.-S. P. Wong, "A SPICE compact model of metal oxide resistive switching memory with variations, " IEEE Electron Device Lett., vol. 33, no. 10, pp. 1405-1407, Oct. 2012.
22. K. Hornik, M. Stinchcombe, and H. White, "Multilayer feedforward networks are universal approximators, " Neural Netw., vol. 2, no. 5, pp. 359-366, 1989.
23. Y. Ito, "Approximation capability of layered neural networks with sigmoid units on two layers, " Neural Comput., vol. 6, no. 6, pp. 1233-1243, Nov. 1994.
24. L. Fausett, Ed., Fundamentals of Neural Networks: Architectures, Algorithms, and Applications. Upper Saddle River, NJ, USA: Prentice-Hall, 1994.
25. P. Gu et al., "Technological exploration of RRAM crossbar array for matrix-vector multiplication, " in Proc. IEEE 20th Asia South Pac. Design Autom. Conf. (ASPDAC), Chiba, Japan, 2015, pp. 106-111.
26. S. O. Cannizzaro, A. D. Grasso, R. Mita, G. Palumbo, and S. Pennisi, "Design procedures for three-stage CMOS OTAs with nested-miller compensation, " IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 5, pp. 933-940, May 2007.
27. W. Oh and B. Bakkaloglu, "A CMOS low-dropout regulator with current-mode feedback buffer amplifier, " IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 54, no. 10, pp. 922-926, Oct. 2007.
28. P. E. Allen and D. R. Holberg, CMOS Analog Circuit Design. New York, NY, USA: Oxford Univ. Press, 2002.
29. B. Li, Y. Wang, Y. Chen, H. H. Li, and H. Yang, "ICE: Inline calibration for memristor crossbar-based computing engine, " in Proc. Conf. Design Autom. Test Europe, Dresden, Germany, 2014, pp. 1-4.
30. G. Khodabandehloo, M. Mirhassani, and M. Ahmadi, "Analog implementation of a novel resistive-Type sigmoidal neuron, " IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 20, no. 4, pp. 750-754, Apr. 2012.
31. F. Girosi, M. Jones, and T. Poggio, "Regularization theory and neural networks architectures, " Neural Comput., vol. 7, no. 2, pp. 219-269, 1995.
32. F. Bedeschi et al., "A bipolar-selected phase change memory featuring multi-level cell storage, " IEEE J. Solid-State Circuits, vol. 44, no. 1, pp. 217-227, Jan. 2009.
33. H. Y. Lee et al., "Low power and high speed bipolar switching with a thin reactive Ti buffer layer in robust HfO2 based RRAM, " in Proc. IEEE Int. Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2008, pp. 1-4.
34. S. Kannan, J. Rajendran, R. Karri, and O. Sinanoglu, "Sneak-path testing of crossbar-based nonvolatile random access memories, " IEEE Trans. Nanotechnol., vol. 12, no. 3, pp. 413-426, May 2013.
35. International Roadmap Committee, International Technology Roadmap for Semiconductors: 2013 Edition, Semicond. Ind. Assoc., San Francisco, CA, USA, 2013. [Online]. Available: http://www.itrs.net/ITRS%201999-2014%20Mtgs, %20Presentations% 20&%20Links/2013ITRS/Summary2013.htm
36. K. Gulati and H.-S. Lee, "A high-swing CMOS telescopic operational amplifier, " IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 2010-2019, Dec. 1998.
37. L. Kull et al., "A 3.1mW 8b 1.2GS/s single-channel asynchronous SAR ADC with alternate comparators for enhanced speed in 32nm digital SOI CMOS, " in ISSCC Dig. Tech. Papers, San Francisco, CA, USA, 2013, pp. 468-469.
38. W.-T. Lin and T.-H. Kuo, "A 12b 1.6GS/s 40mW DAC in 40nm CMOS with >70dB SFDR over entire Nyquist bandwidth, " in ISSCC Dig. Tech. Papers, San Francisco, CA, USA, 2013, pp. 474-475.
39. J. Mutch and D. G. Lowe, "Object class recognition and localization using sparse features with limited receptive fields, " Int. J. Comput. Vis., vol. 80, no. 1, pp. 45-57, Oct. 2008.
40. A. A. Maashri et al., "Accelerating neuromorphic vision algorithms for recognition, " in Proc. 49th Annu. Design Autom. Conf., San Francisco, CA, USA, 2012, pp. 579-584.
41. M. Everingham, L. Van Gool, C. K. Williams, J. Winn, and A. Zisserman, "The PASCAL visual object classes (VOC) challenge, " Int. J. Comp. Vis., vol. 88, no. 2, pp. 303-338, 2010.
42. C. Walczyk et al., "Impact of temperature on the resistive switching behavior of embedded HfO2-based RRAM devices, " IEEE Trans. Electron Devices, vol. 58, no. 9, pp. 3124-3131, Sep. 2011.